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ABSTRACT \ \ 
This work is directed towards a s:t"ucly6'f' f ull-sli :ceV\V : 
- or "wafer-scale integrated" - semicon'ductor memory;;-. ; r 
Previous' approaches to full slice technology are studied i 
and critically compared. It is shown that..EL.fault.i..tolerant,. 
fixed-interconnection approach offers many advantages; such 
a technique forms the basis of the experimental work. The 
disadvantages of the conventional technology are reviewed to 
illustrate the potential improvements in cost, packing 
density and reliability obtainable with wafer-scale 
integration (W.S.l). 
Iterative chip arrays are modelled by a pseudorandom 
fault distribution; algorithms to control the linking of 
adjacent good - chips into linear chains are proposed and 
investigated by computer simulation. It is demonstrated 
that long chains may be produced at practicable yield levels. 
The on-chip control circuitry and the external control 
electronics required to implement one.particular algorithm 
are described in relation to a TTL simulation of an array 
of 4 X k integrated circuit chips. A layout of the on-chip 
control logic is shown to require (in 40 dynamic MOS 
circuitry) an area equivalent to ^  250 shift register 
stages - a reasonable.overhead on large memories. 
Structures are proposed to extend the fixed-
interconnection, fault-tolerant concept to parallel/serial 
organised memory - covering RAM, ROM and Associative Memory 
applications requiring up to ~ 2M bits of storage. Potential 
problem areas in implementing W.S.I are discussed.and it is 
concluded that current technology is capable of manufacturing 
such devices« A detailed cost comparison of the conventional 
and W.S.I approaches to large serial memories illustrates 
the potential savings available with wafer-scale integration. 
The problem of gaining industrial acceptance for W.S.I 
is discussed in relation' to known and anticipated views- of 
new technology. The thesis concludes with suggestions for 
further work in the general field of wafer-scale integration. 
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GLOSSARY 
As some of the ternis used in this work have différent 
interprétations in other fields, their meanings in this 
thesis are now defined. 
CHIP. The circuit élément step-and-repeated in the 
iterative V.S.I array - équivalent to the (unscribed) chip 
of the convent ional technology. 
CHIP A. The W.S.I chip of the serial memory approach of ("T 
It contains a serial shift register for data Storage and the 
control logie required to detect and implement externally 
applied commands. 
CHIP Z. The external control electronics which governs 
the generation of a chain of chips in (10). 
FAILURE TOLERANCE. The capability of automatic 
reconfiguration as an apparently perfect device in the event 
of chip failure during opération. 
FAST LINE. The data line which bypasses ali serial shift 
registers in the chain of chips described in Section 3 . 4 . 2 . 
FAULT TOLERANCE. The capability of bypassing faulty chips 
during initial commissioning of the memory, but not having 
the ability ior automatic reconfiguration in the event of 
a chip failure during use, 
GRACEFUL DEGRADATION. An attribute of failure-tolerant 
devices; after chip failure the memory will reconfigure to 
either its original spécification or a downgraded fonction 
dépendent on the numbsr and/or distribution of redundant 
chips on the wafer. 
SLOW LINE. The data line which passes through ail 
"barrelling" shift registers in the chain of chips described 
in Section 3 . 4 . 2 . 
SOFTWIRING. The routing of signais by means of logie 
gating, thus enabling the sélection of various data paths 
under external control when usihg a fixed-interconnection 
metallisation pattern. 
SPIRAL. The linear chain of connected chips configured 
in the iterative array by Chip Z. 
1. INTRODUCTION 
Wafer-scale integration (W.S.l) is an alternative 
technology which may be applied to certain types of semi-
conductor device • to create full-slice arrays. It is 
particularly suited to circuits having a high degree of 
regularity and which'will benefit in the areas of cost, 
packing density and reliability from the considérable 
increase in device complexity which,as will be seen, are 
afforded by this approach. It will be shown that certain 
classes of semiconductor memory are ideal candidates for 
wafer-scale integration, both serial and parallel access 
structures being compatible with the technology. Although 
other potential application areas such as analogue to 
digital Converters are identified, the présent work is 
restricted in scope to a considération of the wafer-scale 
integration of semiconductor memory. 
The work described in this thesis commenced in May 
1975 as a Department of Industry ACTP (Advanced Computer 
Te chnolo gy Pro j e c t) cont rac t t o inv e s t igat e the te chni cai 
feasibility and commercial viability of a novel type of 
semiconductor memory. This.concepì first described by 
C a t t 1 0 , represented a new approach to full-slice technology. 
The essential feature of this invention - more fully 
described in Chapter 3 - was the capability of linking 
together, under external control, many of the good chips on 
a wafer without requiring a customised interconnection layer 
and without any prior knowledge of which chips were good 
and which were faulty. 
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The expérimental, vork of* Chapter h and the computer 
simulations of Chapter 5 developed from the outline in the 
patent spécification 1 0. Catt was regularly consulted 
especially in the early stages. Several potential problem 
areas had been suggested during his discussions with workers 
in the integrated circuit industry and elsewhere; thèse 
were to be investigated, together with any others which 
might be identified, as part of the assessment of technical 
feasibility. They are examinée! in Chapter 6. 
Once the basic concept of the invention had been 
grasped it was then possible to relate this design to 
earlier techniques aimed at selectively interconnecting chips 
to form very large memory structures on a silicon wafer. 
Thèse were studied as part of the literature survey of Chapter 
2 and it was then possible to establish the gênerai principles 
of wafer-scale intégration, as developed in Section 3.3. It 
will be seen that certain structures based on a fault-
tolerant, fixed interconnection approach to W.S.I. offer 
the advantage of being reconfigurable as apparently perfect 
devices in the event of limited failure of part of their 
structure during opération. The sériai memory here 
investigated has this property. 
The major problem associated with this study was known 
from the outset; the likely prohibitive cost of developing 
a prototype package and assembly techniques to house any 
completed wafer-scale integrated devices would almost 
certainly preclude the manufacture of full-scale working 
samples. The assessment of technical feasibility was 
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therefore directed towards a study of the likely problem 
areas of this design and full slice technology generally, 
reinforcing this with experimental work where practicable 
and appropriate. The major areas of practical work in this 
respect bave been to verify a proposed logie design, to 
assess the problems of implementing this as on-slice control 
circuitry and to propose algorithms and investigate their 
efficiency and yield requirements for the intercormection 
of the good chips on flawed wafers. Aspects of the work 
which nave, of necessity, remained more theoretical in 
nature include an assessment of commercial viability of the 
proposed arrays, a design study of suitable packages and a 
consideration of potential problem areas (perhaps new to 
the technology) specific to fault-tolerant, fixed inter-
conhection approaches to Wafer-Scale integration. 
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2. LITERATURE SURVEY 
This chapter commences with a brief survey of funda-
mental limits on W.S.I technology imposed by gate power 
dissipation. The rest of the chapter is directed specifically 
towards a study of approaches to full slice technology. 
Other aspects of the general field of memory devices 
are discussed at appropriate points in this work; thèse 
studies are by no means an exhaustive treatment but are 
sélective with relevance to the main thème of this thesis. 
No attempt has been made either to compare the many 
technologies available for semiconductor memory devices or 
. to consider in detail the suitability of each for wafer-
scale integration. Each major technology now has its own 
extensive literature - for example the 268 papers on 
charge-coupled devices listed by Agajanian 1 . The major 
technologies available.prior to 1972 are discussed (with 
reprints of selected papers) by Hodges" 5 . Wilcock 6 4 has 
recently reviewed the currently available semiconductor 
memory device types. 
2.1 POWER AND SPEED LIMITS FOR W.S.I. 
Techniques for removing heat dissipated in W.S.I. 
memories are discussed in Section 6 . 7 . 4 . It will be seen 
that, in view of the large size (> 1M bit) anticipated for 
W.S.I. arrays.it will be necessary to utilise a low power 
dissipation circuit technology. Rather than attempt to 
consider the power requirements and attendant noise 
limitations of the various technologies,this section attempts 
to indicate the areas of importance and provide an entry 
point to this literature. 
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Substantial improvements of circuit technology -
e.g. the advent of Int egrated Inj e cti on logi c (I 2 L ) and 
Complementary Metal-Oxide-Semiconductor logie (CMOS) have 
reduced gate sizes and power-delay produets to levéis 
which, while still generally far short of fundamental limits, 
represent vast advances on the mass-production capabilities 
of a decade ago. Stein notes that the energy required per 
logicai Operation has been reduced over the last 25 years by 
nine orders of magnitude. Fig. 2 . 1, reproduced from this 
paper, shows that the best "minimum energy per logicai 
Operation" achievable with current CMOS designs is still 
more than two orders of magnitude greater than the limitation . 
imposed by an (arbitrary) maximum permissible noise-induced 
error rate of 1 0 - 1 9 (1 error per year with 300 elementary 
Operations per nanosecond). 
This diagram also illustraies the drastic increase in 
power delay product as gate delays are reduced to ~ 1 n s in 
practical devices. This suggests that ultra-fast W.S.I 
RAMs of multi-megabit capacity will require quite 
impracticable power levéis with existing circuit technology. 
This problem is further exemplified by the characteristics 
of 10ns ECL RAM 1 s predicted for 1981 by Herndon et.al. 2 3 
Here it is suggested that 4096-bit ECL RAMs of < 10ns access 
time will be available on 11 ,000 sq.thou. chips of 1W 
dissipation. 500 such chips could be formed on a 3" slice, 
providing up to ^ 2M bits of memory, but, unless the power 
per bit can be reduced on going to W.S.I, the wafer power 
consumption (minimum of 50OW) would require the input of 
100A at 5 V. 
- 5 •• 
Power supply and thermal dissipation problems are 
discussed in Section 6 . 7 . 
Other fundamental physical limitations in integrated 
circuit technology of relevance to W.S.I are discussed by 
W a l l m a r k 5 2 . 
2.2 REVIEW OF FULL-SLICE TECHNIQUES. 
The gênerai field of full.slice technology has an 
extensive literature, but the vast m^jority of this relates 
to the restricted area of programmée! interconnection 
procédures and, in particular, to the specific techniques of 
discretionary wiring and fusible links as approaches to this 
end. Within this gênerai field of füll slice technology the 
types of structure investigated have varied from pure memory, 
through logic-in-memory, to programmable logic arrays where 
the characteristics of the cell may be radically changed to 
suit a wide range of applications by suitable choice of 
external control signais. 
These gênerai aspects of füll slice arrays have been 
extensively studied by S h o u p 5 0 (48 références) who considers 
the relationship between the various structures proposed 
prior to 1970 , by S e t h 4 9 ( 15 références) (1970) who discusses 
the problems of test and fault diagnosis of such arrays and 
by M a n n i n g 3 4 (62 références, 1975) whose work is discussed 
in greater detail in Section 2 .2.4. 
In view of the existence of thèse excellent reviews 
this survey does not review the whole field in detail but 
concentrâtes on those publications of especial relevance to 
the présent work and, in particular, on the literature 
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published since 1975» -Not all the techniques described in 
this section have yet been applied to füll slice technology, 
but all are of relevance to W.S.I. 
2.2.1 Discretionary Wiring« 
The principle of "discretionary wiring" is the selective 
interconnection, by raeans of a second level custom-designed 
metallisation pattern, of functional elements on the wafer. 
The position of these is determined by prior testing and it 
is assumed that all such'elements will survive the subsequent 
metallisation process which, in turn, will be flawless. The 
I Q 
elements have ranged in complexity from single gates to 
large-scale integrated chips 4. 
The most complete account of the formative work on the 
technique of discretionary wiring is probably containéd in 
( 5 7 - 5 9 ) . However, as these reports are not readily available 
- a full set could not be obtained even from DRIC* - the 
technique will now be described with reference to more 
generally available literature, most of which dates from the 
period 1966-69. 
Early work on discretionary wiring was directed towards 
the connection of individuai gates (e.g. (8,28)). The high 
complexity of testing and interconnection techniques for this 
approach are well illustrated by (8) in particular.' The 
technique was later extended to the discretionary inter­
connection of more complex cells or circuits. Tammaru and 
Angell 5 4 considered various approaches to discretionary 
* Defence Research Information Centre, St Mary Cray, Kent. 
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wiring and analysed the yield requirements of such redundant 
arrays. For an array of N + S elements, where N is the 
number of needed elements and S the number of spare elements, 
the probability that the array is flawless is quoted as 
S 
d = o ( J > 
where (N + SÌ A (N + S)l , the number of possible 
( j ) — (N + S - j)« jl 
combinations of N + S items taken j at a time and P„ is each 
hi 
cell's probability of working. This analysis is then 
extended to the yield improvement factor ava!lable in "Repair 
Processing" , taking note of the additional-" def ects arising 
during the second level metallisation. 
In the late 1960's it was by no means clear whether to 
develop such techniques for avoiding faulty devices or to 
attempt to increase practicable chip sizes by reducing the 
defect density. Many workers recognised the serious 
limitations of Discretionary Wiring from the outset. 
Dingwall 1 3 , for example, notes 
"Becausé of the need to allow space for probing 
pads (required in electrical testing) and • 
potential wiring paths, high levels of compactness 
are.not as readily obtained with this method 
Moreover, the remaining technically significant 
portion of the multilevel process wherein gates 
are int ercoline et ed, packaged, and test ed require 
100 percent yields." 
These problems are discussed further in Section 3«3« 
Perhaps the mo s t re cent (and most success fui) 
application of discretionary wiring to Wafer-scale integration 
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is the "Functional Wafer" approach of IBM 4. In this 
structure a matrix of 8 x 6 N-channel MOSFET array chips, 
each of 2048 bits, was formed on a 2-J-" wafer. The chips 
were individually tested after first level metallisation and 
a programmed via hole mask ensured that only good chips were 
connected to the global wiring. Defective chips were then 
"repaired" by "flip-chipping" a mirror image chip directly 
over the (disconnected) faulty chip. A printed circuit 
board assembly technique was used, forced air cooling being 
adequate to remove the 5-7 watts dissipated by the wafer. 
In addition to the N-channel MOSFET array a set of bipolar 
support chips were flip-chip joined on top of the wafer 
"thus forming the complete functional entity of a 8k x 9 
writeable control store of the IBM system 370 /125" . 
A photograph of the completed assembly is reproduced 
in Fig. 2.2. 
2.2.2 Post-Programmed Interconnection Techniques. 
It will be shown in Section 3 .3 that many of the 
disadvantages of discretionary wiring can be overcome by 
postponing the customisation stage until after metallisation 
is completed: Techniques for such "post-programming" of the 
interconnection pattern to isolate faulty elements from an 
array are now discussed. 
Post-programming is usually provided in the form of 
fusible links which can be selectively blown to isolate 
elements or blocks from an array; other techniques include 
laser evaporation of metal and mechanical scribing. 
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Although this technique has not yet been successfully 
applied to full slice technology it does represent a possible 
route to this goal and is discussed in this context. 
Fusible links, often based on nichrome of carefully 
selected track width and thickness, may either be blown 
selectively during device test or may be blown automatically 
by parts of the structure attempting to draw excessive 
current. This latter approach is utilised in large V.H.F 
power transistors. To increase device yield such chips 
are provided with more emitters than are required for 
normal opération; faulty emitters will draw excessive 
currents which blow séries nichrome fuses - thus achieving 
self-isolation. Read only Memory (ROM) devices may also be 
based on fusible links(e.g. Schroeder et al 4 8)although 
preprogramming by contact hole or metallisation mask 
modification is more suited to quantity production. Memory 
structures, however, use post-programming merely to define 
the required state in a perfect device rather than to isolate 
defects in their structure. Although thèse objectives and 
constraints are quite différent, certain of the techniques 
may well be applicable to wafer-scale intégration and so 
are now summarised. 
Programmable ROM's (PROMs) often permit altérable-
customisation. The FAMOS d e v i c e 1 6 (Floating gâte Avalanche 
injection M O S ) , for example, permits a transistor to be held 
permanently conducting through the injection of carriers 
from an avalanching junction into the silicon dioxide where 
they may charge an isolated poly-silicon électrode. Charge 
- 10 -
leakage is negligible (over periods of years) as the 
electrode is completely surrounded by silicon dioxide so a 
permanent channel is induced in the under-lying substrate, 
This charge may be (nonselectively) dispersed by ultraviolet 
light and the memory subsequently reprogrammed. 
Selective programraing is possiblc in the EAROM 
(electrically alterable ROM) device first described by 
Wegener et a l 6 3 . Here the charge is stored at the interface 
of two dielectrics - usually a layer of silicon nitride on 
top of a (thin) layer of silicon dioxide - and may b e 
selectively erased and reprogrammed by suitable voltages 
applied to the single overlying gate electrode. The potential 
application of this technique to full siice technology is 
illustrated by the Honeywell "Superchip" device 6. Here, a 
1 . 1 x 1 . 2 inch chip contained 256 arrays of 256 bit p-channel 
silicon gate MOS shift registers divided into four groups of 
64 arrays connected vía a common bus; these were then 
connected into the superchip array by means of a FAMOS PROM. 
Working devices of ~ 40 ,000 operating bits were produced by 
early 1 975. 
The largest structure to which post-programmed inter-
connection is believed to have been applied to date is a 
92,160 bit shift register 1 5 , also by Honeywell. Goód and bad 
blocks (each containing ten parallel 256 bit registers) were 
identified and the bad blocks disconnected from the power 
supply by laser-burned fuses. Each good block t h e n h a d its 
shorted address line fuse burned out to put it in series 
with the other good blocks to produce a CCD shift register 
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of up to 92,100 bits. A module containing ten such chips 
was also designed. 
In principle the fault tolerant fixed interconnection 
route - to be discussed in Section 2 .2.4 - can be achieved 
with on-slice reprogrammable memory of the FAMOS or EAROM 
types. However this technique is not yet known to have been 
applied to memory devices; the 64k bit RAM recently reported' 
from IBM, for example, is said to be based on fusible links. 
The chip actually contains over 66k bits before the 65,536 
bit ( 2 1 6 ) pattern is burned in. 
2 . 2 . 3 The 100$ Yield Approach. 
Apart from such sporadic re-investigation of the 
programmed interconnection technique as discussed in the 
previous two sections, the vast majority of manufacturers 
have followed the conventional fixed interconnection 100$ 
yield route to larger chips. While this route cannot be 
expected to lead to 100$ perfect full slice arrays the 
techniques of yield enhancement are nevertheless of direct 
application in wafer-scale integration - which must also 
benefit from improved yields. 
Improvements have occurred across the entire field of 
integrated circuit technology; silicon quality, epitaxy, 
doping techniques, oxide defect density and interface charge, 
photoengraving (fewer pinholes and smaller dimensions), 
metallisation and assembly technology have all improved with 
greater understanding of materials and processes. 
Reliability (and yield) have benefited from advances in 
process monitoring equipment - the scanning electron micro-
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scope being perhaps worthy of special mention in this 
context. Advances in circuit technology have drastically 
reduced gate- areas and power dissipation." 
However, each of these areas represents many engineer 
years of development and it would be impossible to do 
justice here to the many thousands of papers which have 
been published in the area of yield improvement. A modern 
textbook on IC Engineering - e.g.^ 3 perhaps provides the 
best entry to this literature. Certain points of particular 
relevance to the present work are now noted. 
A study of the literature of the latter part of the 
1 9 6 c s (the era of discretionary wiring) shows many companies 
pinning their faith for future LSI designs on improved 
processing,technology; Dingwall and Herzog 1 4 proposed 
redundant stages in the processing - e.g. double-photo­
engraving involving two masks of (different) random defect 
distributions to virtually eliminate oxide pinhole problems. 
Four basic techniques to improve gate yields were discussed 
by D i n g w a l l 1 3 . These were 
11 
(1 ) Use of minimum-area devices; 
(2) Non-contact photolithographic methods to provide 
perfection in the photoresist operation; 
( 3 ) Extensive use of redundant processing sequences ; 
(k) Use of special-care handling and environmental 
controls to ensure a continuous quality product. " 
The "Polycell" approach of Motorola, as described by 
H a z l e t t 2 3 , was essentially a fixed interconnection 100$ 
yield technology, the major advantage being in the use of 
computer assisted layout to reduce design costs rather than 
any yield improvement by programmée! interconnection. The 
discretionary wiring and Polycell techniques are compared 
by Stern 
To assist in minimising the chip area, multiple inter­
connection layers were to be used in both the RCA and Motorola 
approaches to more complex chips. The Polycell approach of 
(22) proposed the use of no less than four metallisation 
layers; such a procédure would have been uneconomic in 
production at this time owing to the lack of understanding 
of aluminium step coverage problems which, being beyond 
observation by optical microscopy, only became fully 
appreciated with the advent of the scanning électron micro­
scope in the late -i960 1 s,. This obsessive idea that multi-
layer metallisation would provide the key to LSI is wide-
spread in the literature. Even S t e r n 6 1 0 , normally providing 
a shrewd•assessment of IC technology, states 
"The further development of multilayer metallisation 
techniques appears to hold the key toward eventual 
implementation of large-scale intégration. As 
component sizes continue to decrease, full 
advantage of the increasing component density 
potential can be derived only if the inter-
connecting wiring patterns do not demand a 
significant portion of the available die space. 
Yet, increasing circuit complexity is accompanied 
by a corresponding increase in component and 
circuit interconnections. This problem can be 
surmounted only by stacking the interconnecting 
patterns in successive layers one atop the other, 
each one insulated from the one beneath by a 
layer of insulating material ... 
The possibility of up to four layers of metallisation 
has already been demonstrated in the laboratory." 
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He does, however,osound' a cautionary note (ibid):-
"It remains a considérable challenge, however, 
to cpnvert this laboratory capability into a 
high yield production process." 
Moving forward from this era, we find that yields have 
been raised dramatically over the past decade by simplifica­
tion of process technology.^ Many processes, based on as 
few as three masks (e.g. the "Trimask" process), have been 
developed; the main «objective has been to raise device 
yields by process simplification without reducing device 
performance and circuit versatility to unacceptable levels. 
For example the p-channel MOS process, requiring only four 
masks is often less suited to complex devices than 
complementary MOS which requires five to six masks and one 
-to two additional dif fusion, schedules . 
The development of the five mask bipolar CDI 
(Collector Diffusion Isolation) process has been achieved 
by Ferranti 1 9 to full VLSI compatibility such that the 
complex F1 00L microprocessor comprising ~ 1 500 gates can 
be manufactured at a tolerable yield. 
Ordered arrays generally require far simpler metalli-
sation, resulting in higher packing densities. The current 
practicable limit in complexity for chips based on the 100$ 
yield approach is probably ~ 64K bit memory (CCD technology). 
2.2.4 Fault-Tolerant, Fixed Interconnection Techniques. 
Although, as will be discussed in Section 3.3, the 
fault tolérant fixed interconnection approach appears to 
offer considérable advantages for wafer-scale integration 
and provides the basis for the présent work, very little 
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has been published on this approach. One procedure, 
described by Manning 3 3 3 4 . is summarised later in this section. 
Another structure, having some resemblance to Manning 1 s 
"Twist Repair" procedure (to be presented later in this 
section) is described by Goldberg e t . a l . 1 8 In this array , 
illustrated in Fig. 2 . 3 , switching logie on the control lines 
permits faulty chips to be replaced by adjacent ones thus 
allowing the faulty locations to be shuffled towards the 
array edge. Three horizontal control lines run along chip 
rows; ail chips may be switched to either the line above 
or the line below their actual row. Similarly two vertical 
data lines permit chips to contact either the line to their 
left or the one to their right. The procedure required to 
reconfigure the array is summarised in relation to Fig. 2 . 3 , 
reproduced from (1 8 ) . 
The normal setting of switches is such that chips serve 
the data lines to their right - this condition being 
represented by upper case letters. On switching to the 
data line to its left a chip is represented by lower case 
letters. Asterisks represent faulty chips and hyphens are 
good unused ones. 
The single faulty chip on row D is readily replaced 
by causing ail chips to its right to switch to the data 
line to their left (as indicated by the letters " d " ) . To 
cope with the three faults on row F the following procedure 
may be adopted :-
1) Switch ail good F chips on the right of the faulty 
chips to their left hand data line, thus eliminating 
the right-hand faulty chip. 
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2) Use the two chips labelled "F" from row G to replace 
the remaining two faulty ones in row F and switch 
the G chips to the right of these to their lef t hand 
data line - as indicated by "g". This leaves one 
empty site on row G. 
3) Use one chip ("G") from row H to fili this empty 
position and switch the chips to its right onto their 
left-hand data line - as shown by "h". 
Although this procedure is highly efficient in terms 
of array usage and repairability at high yield levels - when 
the number of spare chips need not exceed the number of 
faulty ones - it becomes a problem to optimise the shuffling 
procedure at higher fault levels. Also the technique is 
unable to cope with large Clusters of faults - for example 
the block of six flawed chips illustrated in Fig.2.3 cannot 
be repaired as no chip is available to correct the left-hand 
fault in row L. The array therefore suffers from the problem 
of having key chip positions which, for any particular fault 
distribution, will cause the array to be non-reconfigurable 
in the event of failure of that chip. It will be seen that 
this problem is eliminated with the parallel/serial array 
structure proposed in Section 6.4.1 as any array chip 
address may be routed to any redundant chip site. 
- 1 7 -
Review of Related Work by Marinine 
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This theoretical s t u d y 3 4 of full slice arrays, 
entitled "Automatic Test, Configuration and Repair of 
Cellular Arrays" was unknown to us until the publication of 
(33)• It is of particular relevance to this présent work 
for two reasons; firstly because it is directed towards 
fault tolérant approaches to full sliee technology and 
secondly because it confirms the resuits of spiral generation 
on rectangular arrays developed in Section 5 -4 . 
Manning has placed equal emphasis on a theoretical 
study of "arm", "tree" and "grid" structures (summarised 
in Fig. 2 .4) while the présent work concentrâtes mainly on 
a more complete investigation of the first of thèse (which 
is équivalent to the "spiral" of Chapter 5 ) . 
A précis of Manning 1s work - which runs to nearly 
250 pages - cannot be attempted here. Instead, various 
extracts of particular relevance are noted with comment 
when appropriate. Thèse are taken in the séquence 
presented in (34) . 
i) "In most flawed arrays with N percent flawed cells, 
0 ^ N < 25, this program embeds an arm machine 
containing (100-2.2N) percent of the total cells 
in the array. This performance can be slightly 
improved. When N is greater than approximately 
35» only very small arm machines can be embedded 
in a checkerboard array." 
This is compared with the présent studies in 
Section 5 -4 . 
ii) "The most difficult checkerboard array repair 
involves embedding a high-relcon machine whose 
essential network is a grid." 
This statement is reinforced several times, in 
particular by the relation:-
"ORE_ ^ ORE < ORE_ for any flaw pattern" where 
G- A 1 
ORE = "optimum repair efficiency" and G, A, T refer 
respectively to grid, arm and tree algorithms. It is 
discussed further in Section 6.6 
iii) '"Random-access and track-addressed sequential-
access memories may be efficiently realized as 
tree machines in flawed arrays." 
This statement is of particular importance because 
the major reason for not investigating tree structures in 
the présent vork is the apparent difficulty of organising 
a tree structure having an arbitrary number of branches of 
arbitrary length as either a serial shift register'or a 
random access memory. 
iv) "The checkerboard array's interconnection structure 
is highly compatible with the two-dimensional, 
step-and-repeat nature of IC production. Further 
more, this structure is relatively easy to under-
stand and manipulate compared to, for instance, 
hexagonal two-dimensional structures." 
It is noted in Section 3-4.4 how the hexagonal array 
may also be made compatible with step-and-repeat techniques 
It has also been successfully manipulated in the computer 
simulations of Chapter 5» 
v) 'In quoting Bell 5 Manning notes 
"In contrast to technology, system design costs 
have risen; this shift is démonstrated by, for 
instance, the decreased emphasis on minimisât ion 
in logie design, but on the other hand, reliability, 
mass producibility, and maintainability are now the 
important design criteria." 
This point has become increasingly important since 
1972 and indicates strongly in favour of a fault tolérant 
WSI procedure. 
vi) "The fact that the considérable difficulties 
inhérent in this (Discretionary Wiring) approach 
were even attempted points up the desirability 
of high-yielding high-integration IC's." 
This statement.reinforces the comments of Section 3.3» 
vii) "The closest precursor of our testina and repair 
approach seems to be < Kukreja 73 > • 11 
This overlooks British Patent 1,377,859. 
viii)."Very small arrays, such as the 1OO-cell arrays 
in our experiments, tend to nave lower repair 
efficiencies and lower cutoff points; because 
a higher percentage of cells are edge cells. 
An edge is a barrier that restricts the growth 
o f an arm. " 
A consideration of the effects of the array boundary 
led to the proposai of the toroidal array configuration of 
Section 5-3. 
ix) Manning describes at length the problems of spirai 
branching. This is considered in détail in Section 
6.7.3 where it is concluded that the control logie 
design investigated in Chapter k will reduce the 
probability of branching to an acceptably low level. 
x) The possibility of multiple input chips and the 
siting of these away from the array edges to improve 
the chances of the first chip being good is discussed. 
The use of multiple input chips has also been considered 
in the présent approach but here the first chip is 
away from the array edge anyway and it is believed 
that the i/o interface chip (discussed in Section 6.8.4) 
. provides a better solution. 
xi) "Hughes developed a 50-watt package for a 3" slice 
as part of the Navy's Ali Applications Digital 
Computer program ; unfortunately we haven 1 1 learned 
any détails about this yet." 
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This point is noted in relation to device assembly 
in Section 6.8.2. 
xii) "For technologies that require power u n e s 
Connecting many cells, increases in array size 
increase the probability of array-destroying power 
Problems. The probability. of a power bus being 
open-circuited can be made very small by making 
the bus wide. Layout care can lower the chance 
of shorts between a power bus and a signal line; 
most such shorts would probably not be catastro-
phic anyway. Nevertheless very large arrays should 
perhaps include protection devices in each celi or 
block of cells. This circuìtry could cut a shorted, 
or even -overheated, cell off from its power source, 
before the malfunction blew the power line 1 s fuse 
or sucked down the power line. The protection 
devices could be a fuse, or could be semiconductor 
circuitry, such as common transistor - SCR protection 
circuitry." 
"Another power-handling approach would make a cell 1s 
supply of power controllable by the cell 1s neighbors. 
For instance, any of a cell' s neighbors could commaxid 
that the cell's power supply be switched on or off. 
This could save power in an array, and reduce the 
danger of faulty cells, by channelling power only 
to the cells in an embedded machine. Indeed a 
"power arm" could be "grown" in parallel with a 
processing arm into an initially quiescent array 
of cells." 
These and other forms of global power supply 
protection are considered in Section 6.7.1. 
xiii) The next major section is devoted to the construction 
of grid sub-arrays on orthogonal grids. The major 
techniques are now briefly summarised. 
"Simple Repair" embeds a grid structure as shown in 
Fig. 2.5- Even with the best possible distribution 
of N faults the resulting grid must contain m fewer 
rows and n fewer columns, where mn 5- N; the Vorst 
case distribution of N faults éliminâtes N rows 
and N columns, as shown in Fig. 2.5-
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"Twist Repair" embeds a grid structure of the form 
illustrated in Fig. 2 . 6 . It will be observed that 
this is always able to embed at least as large a grid 
as "Simple Repair". 
"Blockoff" breaks the array up into segments in which 
"Twist Repair" then embeds grids. Thèse segments may 
or may not, be reconnectée! to form a larger grid. 
"Blockoff" is illustrated in Figs. 2 . 7 and 2 . 8 . 
Such grid embedding, it is noted:-
'involves using some good cells purely as links 
between essential neighbors." 
Many good cells are not used even for this purpose (se 
for example, Fig. 2 . 8 ) . 
It is shown that grid embedding computations are 
comparatively simple for slightly flawed and 
extremely flawed arrays. They become very complex 
however, at moderate yield levels owing to the vast 
number of possible routes to be tried. It is 
noted that 
'The time to repair an array varies widely, even 
for a constant array-size and $ flawed." 
In comparing his repair procédures, Manning notes: -
'For arrays with more than a few (approximately five) 
flaws, Twist Repair is far superior to Simple Repair. 
By way of example he notes that, in an array of 625 
cells containing 20 flawed cells Twist Repair 
embedded a 1 h x 1 h square grid whereas Simple Repair 
embedded a 4 x h grid in the same array. This resuit 
is surprising - surely a 5 x 5 grid must be possible 
with even a worst-case fault distribution? 
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xvi) In relation to "Blockoff" it is stated that: 
there is a fairly predictable, optimum block-
size for a given flaw density." 
xvii) A vast computation time for optimisation of repair 
using "Blockoff" is noted and it is further stated: 
"We w.ish we could offer more expérimental results 
from Repair. However, Repair's large computation-
time demands have made further experiments 
unfeasible." 
xviii) Suggestions for improvement of "Repair" performance 
include: 
".... very large arrays might benefit by interconnect 
strips wider than one line between large blocks", a 
".... perfect machines should probably be designed 
in a modular fashion, with relatively few 
communication paths between modules." 
xix) In comparing applications for arm, • tree and grid 
machines, Manning notes the latter are more suited 
to: 
".... modules which communicate différent information 
to three or more other modules at the same time." 
xx) A tree organisation is suggested where 
".... access time is minimised by placing a tree's 
base celi at the centre of a square région of cells; 
one diagonal of the square is a row, the other is a 
column, and the diagonals cross at the tree base cel 
Manning does not présent a sketch for this but an 
interprétation fitting this description is given in Fig. 2 
To summarise, Manning's thesis présents many points 
which are in agreement with the ideas of the présent work. 
However the majority of this work has diverged from that 
of M a n n i n g i n several différent ways, thus providing 
considerably greater coverage of the field of wafer-scale 
- 23 -
integration than would have been possible in a single work. 
The isolation of the two projects until a very late stage 
has ensured two virtually independent approaches to the 
subject although a prior knowledge of this work would have 
permitted a more advanced take-off point for the present 
study. 
- 2k -
NGRMALiZeo ENERGY PEft OPERATION W , m 
2.1a. 
2.1b. 
FIG.2.1. Depenäence of error rate on the energy per logical 
Operation. (2.1a) 
Power input and time interval per logical Operation 
of inverters - 165kT. Numerical example for a 
threshold given by the noise-induced error rate 
A = 1 0 " 1 9 (T=300K). Ref. 52. 
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FIG.2.2. Functional Wafer on printed circuit card. Hef. 4. 
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13-chip arm in f lawed 
ar ray . 
Repair efficiency (R .E . ) 
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( 8 g o o d chips serve 
only as transmission 
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array. R . E . is 14 /14 
FIG.2.4. Arm, Tree and Grid arrays. Ref. 34. 
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FIG. 2.5. Optimum and worst-case grids in IO X 10 array 
having 9 flawed cells. 
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FIG. 2.6. Flawed 15 X 20 array twist-repaired into a 
perfect 10 X 14 array. Ref, 34. 
Array is divided into four 
10 X 10 blocks. E a c h 
block is then twist-repaired 
to embed a 4 X 4 g r i d ; 
the four grids are then 
interconnected to form 
one 8 X 8 gr id . 
FIG. 2.7a. "Blockoff's" repair of 20 X 20 array with 5# 
flawed cells. Ref. 34. 
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Four unconnected 4 X 4 
grids are embedded in 
the array . 
One 8 X 8 gr id is 
embedded in the array. 
2 .7c. 
FIG. 2.7b,c. "Blockoff 's" repair of 20 X 20 array with 
5fo flawed cells. Ref. 34. 
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"10-connect algorithm" embeds sixteen 3 X 3 inter­
connected grids. Only 144 of the possible 1,520 
locations are utilised. 
PIG. 2.8. "Blockoff fs" repair of a 40 X 40 array with 5?° 
flawed cells. Ref. 34. 
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FIG. 2 . 9 . An interpretation of the tree structure proposed 
in Ref. 34 . 
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PHILOSOPHY OF WAFER-SCALE INTEGRATION 
This Chapter commences with a brief, criticai account 
of the procédures adopted in the conventional intégrâted 
circuit technology and continues with a discussion of the 
advantages to be gained by wafer-scale integration and a 
comparison. of the various approaches to this goal. A 
detailed summary of the approach adopted in this work 
concludes the chapter. 
3.1 THE C0NVENTI0NAL APPROACH TO IC MANUFACTURE. 
In the conventional technology, the processed 
integrated circuit wafer, having the vast majority of its 
individuai components (often > 99-99$ of transistors, 
resistors, diodes, interconnections etc) in good working 
brder and a reasonable proportion of its chips (each 
possibly containing over 10,000 such components) withih 
functional spécification, is subjected to a testing routine 
which sélects those circuits which appear to function 
satisfactorily as a resuit of thèse limited tests and 
rejects those which do not. The "good" chips are then 
carefully nurtured through the scribing and separating 
process and passed for individuai assembly after further 
close visual scrutiny, Each chip is treated individually, 
the alloying (or other attachment procedure) and bonding 
being carefully performed by skilled Operators and the 
resulting lead-frame with its bonded device is again 
carefully inspected. Hermetic sealing or plastic encapsul-
ation then follow and the devices are again tested to 
eliminate those which have failed to survive the (traumatic) 
assembly opération. 
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This committal to functional testing of ali devices 
is continued by the device user who again tests the devices 
on receipt before assembling them (perhaps) onto a printed 
circuit board. The entire board is then tested; if it 
fails it may either be discarded or further time and money 
may be spent in attempting to locate and replace the 
faulty component. This procedure continues after the 
working board is assembled into a system ; device fallure 
is now stili more costly, both in terms of replacement cost 
and in terms of system down-time. In one extrême case such 
failure could result in the loss of data obtained by a space 
probe. Manning 3 4 notes the cost of failure at various 
system development stages as quoted in Table 3 - 1 - (Numbers 
indicate costs in US dollars). 
Marke t Incoming Board 
Mount 
System 
Test Field Use 
Consumer 2 5 5 50 
Industriai 4 25 45 215 
Military 7 50 1 20 1000 
Space 1 5 . 75 300 20 OM 
' Table 3 .1 
Attempts are made to avoid this catastrophe of failure 
using built-in redundancy but there is stili the underlying 
acceptance of the philosophy that devices shall be 100% 
tested at many strategie points during their manufacture 
and installation. This committal to 100% testing is a major 
factor in the dramatic cost escalation from the processed 
chip to the shipped device. The. cost of assembled, tested 
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devices exceeds by 2-3 orders of magnitude the cost of the 
processed untested wafer of équivalent gate complexity. 
Even with state of the 1 art circuits the chip cost is stili 
a relatively minor part of the device cost so manufacturers 
must continue to push chip sizes up towards. the limit where 
chip yields tend to zero in an attempt to reduce assembly 
and testing costs by containing complete system functions 
on fewer chips. Although this is extremely inefficient in 
terms of usage of Silicon (2-3 good chips from a possible 
80 on the wafer is not uncommon for complex microprocessor 
chips) it does have the advantage of drastically reducing 
the complexity of printed circuit board interconnections 
and backplane wiring which are often serious limitations on 
system operating frequency. Sutherland and M e a d 5 3 note that 
computer science has evolved from a technology in which 
vires were cheap and switching éléments were expensive to 
one in which switching éléments are virtually free and 
wires are the expensive component as they "occupy most of 
the space and consume most of the time". They then suggest 
that 
"As intégrâted-circuit technology progresses 
there-will be individuai circuits of increasing 
speed and complexity. No relief is in sight, 
however, for the costs and delays inhérent in 
commuhicating information from one circuit to 
another." 
This viewpoint is noted in the context of describing the 
potential benefits of distributëd array processing. 
However it is now shown that W.S.1 technology can offer 
substantial savings in wiring complexity. 
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3.2 ADVANTAGES OF WAFER-SCALE INTEGRATION 
Consider for a moment the contacts and interconnections 
required to interface between two intégrâted circuits on 
adjacent printed circuit boards. From the output of the 
driving gate - say an n + diffused contact to the epitaxial 
layer defining the collector of a transistor - to the input 
of the second gate - perhaps a p-type transistor base région 
- the current path is tortuous indeed. It proceeds:-
silicon - metallisation - bondwire - package lead - solder 
- printed circuit board - plated through holes - copper to 
gold at edge connector - gold wire (wrapped joint) and so in 
reverse to the other intégrâted circuit. This represents 
a total of ~ 20contacts - including intermetallics of 
doubtful reliability - between two gâtes. 
The intermetallics between chip metallisation and 
package lead have caused notorious problems in the past -
for example "purple plague" (an alloy of -gold and aluminium) 
and "black death" (a structurally weak compound of gold 
aluminium and silicon). While thèse intermetallics are 
now largély understood and no longer a serious reliability 
hazard the major cause of IC failure is stili (for a sound . 
process and device layout) the chip to package interface. 
It is therefore advantageous to pack as much circuitry onto 
each IC as possible. Hodges notes that 
".„.. in semiconductor memories failure rates 
in field service are better correlated with 
the number of separately packaged chips in the 
system than with the total number of bits in 
the system stores." 
While this point al so opérâtes in favour of increased chip 
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complexity the advantages off'ered by W.S.I technology are 
far greater. 
It is assumed that those aspects of device screening 
and environmental test (e.g. 20,000g test, leak test) in 
the conventional technology which are relevant to W.S.I 
will be carried over tofull-slice structures to ensure 
a product of equal integrity of construction. Techniques 
currently applied to conventional devices are noted in (61) 
It should, however, be noted that one aspect of 
device screening prior to conventional assembly could not 
be readily carried through to W.S.I technology. Chips are 
normally visually inspected prior to attachaient to headers 
and, again, after bonding. While the main purpose of this 
inspection is to éliminâte poorly scribed and improperly 
bonded chips - neither of which is relevant to W.S.I - the 
operator has, in principle, the opportunity of a full 
Visual inspection of each chip and the ability to reject 
any whi'ch do not meet preset requirements (e.g. minimum 
métal track width ^ •§• of intended width) . 
The inclusion of such chips on W.S.I devices would 
cause some réduction in reliability. This, however, is a 
matter of degree only; to fully check a complex VLSI 
circuit for faults down to ~ 2|im requires several hours of 
inspection per chip. It is, in any case, possible in 
principle to eliminate•such chips from automatically 
configured W.S.I memories by ensuring that they are 
inopérable - for example by scratching with métal probe 
(or, more reliably, using laser beam) to open-circuit 
the metallisation. 
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There are other reasons for increasing IC complexity 
to the practicable limits. Apart from the above reliability 
consideration other benefits accrue from (i) cost reduction 
arising from fewer packages and reduced assembly effort, 
(ii) increased packing density (gates per cubic inch of 
controlled environment) and (iii) improved performance -
for example emitter coupled logic (ECL) benefits by having 
to drive fewer inter-package transmission lines with 
attendant propagation delay and power dissipation in line 
driver stages. 
The limit of complexity may be defined (for example 
in subnanosecond ECL) by thermal dissipation problems but 
is most often determined by defect density. As ICs cannot 
be made at 100% yield there is an optimum chip size which 
depends on defect density. This, as noted earlier in 
Section 2.2.3» has increased as defect densities reduced 
with advances in technology. The logical conclusión for 
existing technology is for chip complexity to increase to 
the level where chip costs become comparable with assembly 
plus all other post-slice costs. 
However if impérfect devices could be eliminated 
mechanically or electrically the chip size could become as 
large as a vafer, yield no longer being a dominant limitation. 
3.3 APPROACHES TO WAFER-SCALE INTEGRATION. 
The philosophy of W.S.I is to reduce chip complexity 
(and henee chip costs by a large factor) while simultaneously 
virtually eliminating assembly and specialised testing 
operations. This in itself will have little impact on the 
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overall system cost - even if all the integrated circuits 
in a large computer were available at zero cost the total 
system cost would only fall by a few percent. However the 
major savings offered by reduced wiring complexity (and 
hence improved performance) and increased reliability - in 
addition to the graceful degradation attribute discussed in 
Section 6 .5 - must represent a massive reduction in 
system assembly, installation and operating costs. 
The potential cost reduction and improvements in 
packing density and reliability of full-slice technology 
have long been envisaged. R Petritz 4 1 stated in 1967 . 
"We at Texas Instruments feel that the full 
potential of semiconductor technology for 
integrated electronics will be realized only 
when the entire semiconductor slice.constitutes 
the packaged product." 
This claim for the potential advantages of a full-
slice technology,made at the height of the investigations 
into large array technology by the discretionary wiring of 
interchip connections (as surveyed in Section 2.2.1) remains 
equally true today. Developments in wafer-processing 
technology during the ensuing ten years and the continuing 
high costs of chip assembly have only served to increase 
the attractiveness of a full-slice technology. 
"Discretionary wiring", however, proved not to be an 
economically viable way of achieving this aim. The basic 
idea of interconnecting the required number of chips on the 
wafer into a complex array using a second level, custom 
designed metallisation pattern suffered from several 
disadvantages in its implementation. Firstly, each wafer 
required a tailor-made mask, the layout of which could only 
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be specified after probe testing the full wafer; this 
added a substantial overhead to the processed slice cost. 
Secondly, the requirement to test the wafer before completion 
of processing is undesirable as it must introduce some degree 
of contamination and damage to the first aluminium layer in 
addition to requiring each chip to carry a set of bonding 
pads (for probe test purposes) which will be redundant in 
the final discretionary-wired array. The major problem, 
* 
however, was the implicit assumption that the processing of 
the second level, full wafer metallisation would be 100% 
perfect and that no chips tested as good would fail during . 
the additional processing schedules. The problems of 
ensuring that ail vias make adéquate contact while no cross-
overs short to the underlying métal are well-known to the 
industry. A vast amount of research effort was expended 
on discretionary wiring prior to 19^9 when the technique 
appears to have been virtually abandoned in fayour of the 
conventional discrète chip approach for which yields had 
substantially improved with advances in process technology. 
The various approaches to wafer-scale intégration 
are compared in Fig. 3.1 • Post-programming of the final 
interconnection pattern (as described by Elmer 1 6 for 
example and suinmarised in Section 2.2,2) is certainly 
préférable to the pre-programming procédure of discretionary 
wiring in that it permits further levels of surgery on the 
wafer if the first attempt fails to achieve the désired 
resuit. It still suffers from the drawback, however, that 
each wafer must be treated individually in conjonction with 
elaborate and expensive testing procédures. 
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An analysis of the problems associateci with thèse 
approaches led to the réalisation that to minimise manu-
facturing costs in a production environment a full slice 
technology must postpone the décision as to which chips are 
to be included in the array until ail the wafer processing, 
is finally completed. Further, since ail slices are best 
treated identically on a production line (customised 
treatment of each s lice being a costly opération) it should 
not require a detailed knowledge of the actual fault 
distribution on any sii.ce. The chosen technique may then 
use the same interconnection pattern to photoengrave the 
metal layer on ail slices. 
As shown in Fig. 3 • 1 » such a Fixed Interconnection 
approach has only two possible routes; either the slice 
must be 100% perfect - an impossible target with today 1s 
process yields limiting chip dimensions to ~ 6 mm square 
- or the procedure must be fault tolérant. The concept 
described in (10) has this property; it is the first in 
a family of Fixed-Interconnection,Fault—Tolérant procédures 
for Full-Slice Technology. 
The term "Wafer-Scale Integration" has been introduced 
for two reasons; firstly the term "full-slice technology" 
has come to be associated with the discretionary wiring 
approach - generally rejected by the industry as being 
uneconomic in implementation, Secondly, it is felt that 
the concept might be more readily accepted if given an 
acronym (W.S.i) alongside the generally accepted terms 
for levels of integration:-
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Acronym Title Level of Complexity (Gates/monolithic chip) 
S.S.I. Small-scale integration 1-9 
M.S.I. Medium-scale 10-99 
integration 
L.S.I. Large-scale 100-999 
integration 
V.L.S.I. Very large-scale 1000-9999 
integration 
Table 3.1(a) 
Assuming that the Superlatives continue by analogy 
with the frequency spectrum there will be no conflicting 
usage of "W.S.I" as we may expect 
Acronym Title Level of Compiexity (Gates/monolithic chip) 
U.L.S.I. Ultra large-scale 
integration 
10,000-99,999 
S.L.S.I. Super large-scale 
integration 
100,000-999,999 
E.L.S.I. Extreme large-scale 
integration 
IM 10M 
Table 3.1 (b) 
As current technology is capable of penetrating 
through the S.L.S.I band and well into the E.L.S.I range 
with a full slice, fault tolerant, fixed interconnection 
procedure it is logicai to coin a generic name - hence 
Wafer-scale integration, or W.S.I. 
Techniques which require configuration before manu­
facturing is complete cannot tolerate addit ional failures 
- e.g. discretionary wiring. Those which are configured 
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after completion of processing may or may not be recon-
figurable to bypass chips which develop faults. Fusible 
links and mechanically-scribed or laser-burned interconnection 
would provide very limited capability for"reconfiguration. 
Techniques based on EAROM or RePROM structures (discussed 
in Section 2.2.2) would be considerably more versatile in 
this respect ; it is arguable whether thèse techniques 
really belong in the second or fourth branch of the tree 
in Fig. 3.1. Those approaches which have a truly fixed 
interconnection pattern and select only those chips which 
are found to be operational at the time the device is 
configured offer the greatest degrée of tolérance to 
fallures occurring during use. It is a member of this 
family on which Chapters 4 and 5 are based; the'concept 
is described in the next section. 
3.4 THE W.S.I APPROACH OF THIS THESIS. 
This section is devoted to a description of the 
particular fault tolérant fixed interconnection scheme of 
British Patent No. 1,377,859 1 0 which is central to this 
thesis. 
3.4,1 Design Concept 
Like the approaches previously discussed (références 
18 and 34) this design uses the capability of linking 
together the good chips on a wafer without requiring any 
additional mask or even a prior knowledge of which chips 
on the wafer are good and which are faulty, To achieve 
this, each chip is given, under external control, the 
- 43 -
capability of linking to any one or two of its four nearest 
neighbours. Connections are made to the input and output 
of one chip on the wafer and to the power supply/clock grids 
supplying ali chips on the wafer. 
The création of a chain of chips is now discussed in 
relation to Fig. 3 . 2 . Let us suppose that the chip is a 
1K bit shift register. A known bit pattern of 1K bits is 
fed into the chip and the output pattern is compared with 
the input to ensure that the memory is functioning correctly. 
This chip is then instructed to access the adjacent chip due 
East and 2K bits of data are fed into this two chip serial 
memory. If there is no corruption of the returned data then 
the second chip is known to be good also and is instructed 
to access the chip to the South. 3K bits of data are fed 
in and we will now suppose that an error is detected in the 
returned data, thus indicating that the third chip is 
faulty. The second chip is now instructed to close its 
links with the existing third chip and to access the chip 
to the East, which now becomes the third chip in the chain. 
In this way it is possible to build up long chains of good 
chips, thus producing very large serial memories. 
It is advantageous to encourage a spiral structure in 
the developing chain so the pròcess of constructing a chain 
of good chips is termed "forming the spirai". 
Logic Design. 
A design for the on-chip logie is included in the 
p a t e n t 1 0 . This, reproduced in Fig. 3-3, provided the basis 
for the design of Chapter h. 
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Many différent possibilities exist for the control 
of spiral formation. Some switching logie is òbviously 
essential on each array chip (called "Chip A" by Catt). 
This has been kept to a minimum in order to minimise the 
area of silicon wasted (i.e. not avallable for memory) on 
each wafer ; This minimisation of the on-chip data 
processing capability leads to an increase in the complexity 
of the external control electronics which Catt has called 
"Chip-Z". Howevér since this is capable of controlling many 
wafers the increased complexity and cost of Chip-Z required 
by this approach is justified. 
The detailed logie design of Chip-Z, as used in the 
hardware simulation of Chapter h is peripheral to the main 
thème of this work. It will not therefore be described in 
détail here;
 a block diagram is given in.Fig.3.4, the logie 
design in Appendix I. Its function is implicit in the 
description of opération of the on-chip control logie which 
is now summarised. 
Ali chips in the array are connected to a master grid 
or grids; thèse supply the power and signais from which 
the detailed clock waveforms required by the particular 
technology may be derived. In the absence of a spiral, ail 
good chips on the wafer are "looking" in the sanie direction 
at any given time; .that is, their interchip address register 
will cause only one of the four input gâtes - one each on 
the North, East, South and West edges of the chip - to be 
enabled to receive data at that instant. Similarly ali 
good chips will be "open" to one direction; that is, 
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their address registers will allow only one of the four 
output gâtes - one each on the North, East, South and West 
edges of the chip - to be enabled to output data at that 
instant. OPEN and LOOK directions on ail chips will 
séquence through the cycle, N, E, S, W under the control 
of t^, a timing signal derived from the input waveforms. 
In order to feed data into the input/output chip it 
is essential that this chip is "looking" in the direction 
from which the data stream will appear. A reset signal, 
called Master Clear, is arrangea to reset both OPEN and 
LOOK address registers on ail chips to "OPEN N" and 
"LOOK N" so that the OPEN/LOOK direction of ail free-
running chips on the wafer is known at any time from the 
number of t puises since the last Master Clear. 
o 
The prihciple of the design is to use part of the 
shift-register Storage élément itself to detect and decode 
commands by tapping off certain key bits near the begiruiing 
of the shift register. Only two commands are required in 
this implementation; the first, called "FREEZE", causes 
the chip addressed to cease following the cyclic N, E, S, W . 
directions of ail free-running chips and remain looking in 
the current direction until either power fallure or a 
further Master Clear puise. This will cause it to lock 
onto the upstream chip; FREEZE also causes the OPEN 
direction to be held in its current state. The second 
command called "STEP 90", causes the OPEN address register 
to disable the current OPEN direction (frozen during the 
previous FREEZE command) and access the next one in the 
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N,E,S,W, cycle, With référence to Fig, 3 . 3(b), both commands 
are represented by an ail zéros word (to ensure that no 
spurious "1 ,r bits are présent in the shift register) 
followed by a "1" then a "0". Thèse two bits are redundant 
in data words, ali of which must commence with "00", FREEZE 
contains only zéros in the rest of this new word while STEP 
90 contains an extra "1" at a key point in the word. The 
appearance of this "1 " at a predetermined point in the 
shift register during a command word triggers the STEP 90 
routine. 
The command must, in general, pass down the spiral 
through other chips to reach the intended chip at the end 
of the spiral; a further requirement of thé on-chip control 
logie is therefore to ensure that only the intended chip 
implements the STEP 90 command. To achieve this, part of 
the command word is allocated to a field which contains a 
number equal to the number of chips currently in the spiral 
up to the chip to be addressed. Each chip subtracts one 
from this number so that by the time the word reaches the 
addressed chip it has been reduced to zero. The last chip 
attempts to subtract one from zero, causing an unrequited 
borrow to propagate up this field. The control logie 
deteets this unrequited borrow and enables a gate which 
would otherwise inhibit the exécution of the STEP 90 command. 
3 . 4 , 2 Extension to Pseudo-Core Memory 
As described so far and as investigated in this work 
the memory is essentially a large shift register from which 
data may only be read serially. As the commercial viability 
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discussions of Section 6.8 assume a substantial demand for 
W.S.I devices it is important to note that this concept is 
not restricted to serial memory. The extension of this 
structure to pseudo-core memory as proposed in (10) is now 
out lined » 
By running a parallel access line along the deyeloping 
spiral as shown in Fig. 3-5 the memory becomes content 
addressable; as described in the patent it is then possible 
to undertake data processing within the memory. Thèse ideas, 
which Catt believe s will have far-reaching effects on the 
design of computers, have been presented verbaily 3 1 . The 
general principle of this type of data processor is now 
summarised. 
The spiral, when first configured, may be represented 
schematically as in Fig, 3.5(a), where each bulge on the 
slow line represents a shift register of perhaps 1K bit 
length and each junction -J^. represents control logie 
capable of comparing an address code on the fast line with 
a tag on the data in that particular chip. "When a match 
is found the word is switched onto the fast line and read 
from the memory, ensuring that neither it, nor the address, 
can cause any further transfers onto the fast line. If 
part of the data itself becomes the tag then listing 
opérations are readily achieved by increasing each successive 
address code - for example the restructuring of a téléphone 
directory in ascending téléphone number order. This config-
uration of the shift register is termed "barrelling". 
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The inclusion of a limited processing capability at 
each junction ... (e.g. compare fields and add content 
on match) considerably improves the computing power of the 
system, but at the expense of increased chip complexity. 
We can arrange, using the control logie at ... J^ ., 
to isolate each individuai chip from the spirai so that the 
main data stream takes a short cut across such chips while 
the data in the individuai shift registers at the time of 
this "looping" opération continues to recirculate until the 
loops are brought back into the main shift register path. 
This permits a second fast line through the array, as 
shown in Fig. 3.5(b). 
If the last chip is instructed to barre11 while the 
rest loop then the contents of this chip will pass ali the 
other words in the shift register, enabling comparison of 
selected fields and possible logicai opération with matching 
words. Conversely if the first chip in the shift register 
is instructed to loop while the rest barrell then ali other 
words will pass the looping data. This mixed or "processing 
mode is illustrated in Fig. 3-5(c). 
The above extension of the serial shift register to 
a pseudo-core memory has not been studied in depth in this 
work. 
3.4.3 Choice of Slice Fault Distribution Model 
A realistic assessment of technical feasibility and 
commercial viability of such a serial memory structure 
requires a detailed knowledge of the performance to be 
expected for any particular chain-generating algorithm on 
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chip arrays of known yield. Ideally one would investigate 
algorithm performance for real cases; that is the"fault 
distributions for slìces manufactured on a particular process 
line would be used for the arrays in algorithm investigation. 
There are, uhfortunately, two serious drawbacks to this 
ideal Situation. Firstly, manufacturers tend to be rather 
secretive about their yield levels and showed reluctance to 
release this Information. Secondly, the fault distribution 
is likely to depend strongly on the process technology. 
For example the balance between crystal fault density (which 
tends to increase towards the edges of the slice) and photo-
lithography induced faults (pseudorandomly distributed across 
the wafer and far more serious on a 10 mask ECL process 
with the additional complication of buried layer, epitaxy 
and extra diffusions than on a h mask MOS process) must 
depend on the process technology. An analysis based on one 
particular process wòuld therefore hot apply in general to 
other processes. 
The theoretical treatment of integrated circuit device 
yields is complex. Various yield models e.g. Murphy 3 8 and 
P r i c e 4 3 have been proposed; the more widely accepted ones 
are critically compared in a recent review f i 3. The choice 
of model depends on what assumptions are made concerning 
the nature of the defects. Factors to consider include 
(i) the randomness of distribution and interdependence of 
defects, (ii) whether or not they are distinguishable and 
(iii) the size and effect of different defects. 
If it is assumed that ali defects are very much 
smaller than individuai chips and locai increases of defect 
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density (e.g. towards the wafer edge) are ignored, the 
siting of good chips on the wafer may be modelled by a 
random distribution. Such a random case with zero 
clustering of bad chips (as distinct from Statistical 
grouping which must occur even in random arrays) provides 
effectively a pessimistic situation in that if the defective 
chips are clustered they provide less of an obstruction to 
the developing spiral than if they are not. Since it is 
difficult to envisage any procedure in slice processing 
whereby the random grouping will be inhibited - whereas there 
are many obvious causes of clustering 3 7 (e.g, tweezer Scratches, 
large area photolithographic faults, crystal defects) then 
spiral lengths on actual slices should be greater than those 
predicted by the studies of Chapter 5« The typical case of 
defect clustering towards the slice rim, for example, means 
that the actual yield is considerably higher in the central 
région of the slice (for perhaps three quarters of the total 
area) than the overall yield for the slice as a whole. It 
must, however, be conceded that exceptional cases exist 
where clustering is détrimental - for example a long Scratch 
extending across the slice diameter would restrict the spiral 
to one-half of the slice area. Certain ordered arrays 
(e.g. chess board pattern) also preclude the possibility of 
long chains but there is no reasonable mechanism whereby 
such arrays could be created accidentally in practice. 
A random fault distribution model was therefore 
selected for the simulations, reconciling the fact that it 
would be extremely difficult to ensure that any quasi-random 
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arrays which might be generateci were, in f act, truly random 
with the thought that slice fault distributions are also not 
3 A. * 
truly random. It is noted that Manning also selected a 
random distribution array model. 
It is further noted that Manning*s s p i r a l 3 3 is launched 
at a corner of the array. This has the advantage that the 
spiral cannot become trapped between itself and the array 
edge; however this is not generally a serious problem unless 
grossly non-square arrays are considered. It will also be 
Seen (in Chapter 5) that, on reaching the array edge, spirals 
launched near the array centre are forced into retrograde 
motion. This can be avoided by launching the spiral at the 
array edge. 
However, actual slices have higher defect densities 
in their edge région so that if the spiral is launched near 
the central (higher yield) area of the array it will have 
less chance of being extinguished during its criticai early 
stages of growth. This procedure was adopted in the computer 
simulations of Chapter 5-
3.k,k Number of Nearest Neighbours 
It had'been suggestecr 0 that an array having six 
nearest neighbours would permit the development of long 
spirals at lower yield levels than one with only four choices 
of adjacent chip. With conventional processing the require-
ment to scribe the wafer restricts close-packed chip arrays 
to rectangular or triangulär shapes but with wafer-scale 
integration there is no requirement to scribe the slice and 
any chip shape is acceptable. The hexagonal and "brick-wall" 
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arrays of chips in Pig. 3-6 both allow edge access to six 
nearest neighbours. Such arrays are compatible with current 
step-and-repeat procedures either by interlacing two 
orthogonal steppings or by a single stepping of the two-chip 
units shown. 
It will be seen in Section 6.2 that a chip's "neighbours" 
do not have to be physically adjacent to that chip and the 
limit on the number of neighbours is therefore set by 
practical rather than topological considerations. 
The increased complexity of chip Z required to 
implement such algorithms is relatively unimportant as this 
will be shown to contribute only a minor item to W.S.I system 
costs. A study of the effects of such algorithms on chip 
complexity is, however of importance in optimising the design 
of the serial memory. 
By way of example, a move from four nearest neighbours 
to the six of the hexagonal array requires a 50% increase in 
that part of the control logic concerned with the gating of 
data across chip interfaces. This increases the chip area 
(both gate area and metallisation) required to implement the 
algorithm, resulting in larger chips (and hence lower yield) 
for a given memory capacity. If the 6-way algorithm is to 
offer any advantage it must at least compensate for this 
induced yield reduction by an improved tolerance of lower 
yields. Such an assessment requires the detailed studies of 
algorithm performance presented in Chapter 5• 
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PIG.3-5. Shift register in (a) Barrelling Mode, 
(b) Looping Mode and (c) Precessing Mode 
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FIG. 3.6. Two forms of hexagonal array with two-chip 
blocks suitable for conventional step-and-repeat 
(orthogonal) techniques. 
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4. DESIGN AND FABRICATION OF THE SHJFT REGISTER ARRAY 
This chapter describes the vérification of the logie 
design by TTL simulation and the design of an IC chip to 
investigate the feasibility of laying-out the-on-chip 
control circuitry (chip A) in a reasonable area of silicon. 
The fabrication of functional chips has not yet been 
achieved; this objective is part of an on-going programme 
of work. 
4 .1 DESIGN VERIFICATION 
The logie design described in Section 3.4.1 had not 
been proved prior to the commencement of the project. Two 
minor errors were noticed and, although these vere easily 
rectified, it was considered advisable to';verify the complete 
design of the on-chip control logie by hardware simulation. 
The décision had already been taken to use 40 dynamic 
P-channel enhancement mode MOS technology for reasons to be 
stated in Section 4.2.1 so,at the expense of a considérable 
increase in circuit complexity, it was decided to simulate 
as far as reasonably possible some of the essential features 
of 4-phase circuitry. In particular, the concepts of 
"delay-free"' and half-bit delay gates and the use of two 
clocks to drive alternate gates (équivalent to the 0 and 0 
i 2 
waveforms of 40 dynamic MOS) were simulated. This last 
point was considered particularly important as a phasing 
error (which would have caused a race condition) was 
noticed on the original circuit design. 
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4.1 .1 Shift Register 
Fundamental to the récognition of commands is the 
shift register for data storage on each chip. To evaluate 
the logic it is sensible to use the shortest" practicable 
length of register. Examination of the requirements of the 
shift register suggests a minimum length of 22 bits for the 
outgoing data path and zéro for the return path. Thèse 
figures are based on the following assumptions. 
a) The address field, from which a chip décides whether 
or not it is to exécute a command requires 8 bits to 
allow for a 128 chip memory. 
b) Three additional bits are required at the end of a 
word to establish whether the command is FREEZE or 
STEP 90. * 
c) The first half of a command word (i.e. before the 
address field commences)must be ail zeroes with the 
exception of the first bit. 
The minimum length is therefore ( 8 + 3 ) x 2; the 
next orthodox (2 n) shift register size above this is 32 bits 
so this was selected for the outgoing path. 
The next point to note is that access is required to 
bits other than the first and last of each register so at 
least part of the. shift register must have parallel outputs. 
Rather than complicate the design of the simulation by 
using combinations of SISO and SIPO registers, four 
SN 74-1 64 (sériai input, parallel output) devices were 
selected to represent the outgoing shift register; this 
would also have permitted access to other bits had this 
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proved to be désirable-, 'In principle the return register 
could nave been of zero length.but, as this would not permit 
as full a check on the design as one of non-zero length, 
a 32 bit register was selected for this also. As 32 bit 
SISO registers are not readily avàilable in TTL four 8 bit 
SIPO devices were used instead so that flow and return data 
paths were identical and the facility. for tapping the return 
shift register also existed should this have been required. 
4.1.2 Random Logic 
The rest of the on-chip control logie proved to require 
39 TTL devices in this simulation. These were suitably 
* 
partitioned between three boards as illustrated in Figs. 
4.1, 4.2, 4.3. The design was checked ori\a logie tutor 
panel prior to hardwiring the printed circuit boards. The 
section Controlling the cyclic enabling of the four LOOK and 
OPEN ports in the free-running condition was easily verified; 
the other two boards, however, had to wait for the commissioning 
of the external control electronics (known as chip Z) to be 
fully proved. Light emitting diodes were wired on to the 
eight OPEN/LOOK terminais to indicate the state of each chip. 
4.1.3 Pulse Generator 
The clock waveforms required for the particular variant 
of 40 FMOS technology selected are very simply related; 
those shown in Fig. 4.4 are quite adequate for the purpose. 
Such waveforms are readily avàilable at 5'V by NAND gating 
the relevant outputs of a counter as illustrated in Fig. 4.-5 
The other regulär timing signal, t , is readily obtained by 
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frequency dividing the appropriate clock pulse (0 ) as 
3 
shown. Master Clear in normal operation would only be 
required prior to the initial setting up oí the spiral and 
in the event of a chip fail'ure necessitating collapse and 
regrowth of the spiral. However, for evaluation purposes 
it is convenient to periodically master clear and reconstruct 
the spiral; a suitable waveform for this purpose is obtained 
by dividing down t as shown. 
o 
The master clock input to this pulse generator was 
initially supplied by a multivibrator, adequate waveshaping 
of this far-from-ideal waveform occurring in the early stages 
of the pulse generator. This was made frequency variable 
by capacitor selection but was eventually replaced by a 
purpose-built oscillator. 
A photograph of the completed module and the detall 
of the circuit boards for the pulse generator and control 
logic is given in Fig. 4.6. 
4.1.4 16-Chip Array Simulation 
This single model of chip A. described above, provided 
a check on much of the on-chip control logic as well as of 
chip Z (the esternal control electronics required to govern 
the development of the spiral). It was, however, quite 
incapable of evaluating the performance of chip Z in bypassing 
faulty chips and backtracking out of blind alleys during 
spiral generation. It was therefore decided to build a 
rack representing a matrix of sixteen chips in an orthogonal 
4 x 4 array, on which chip Z could attempt to build a spiral 
through a quasi-random distribution of 10 good chips. Each 
- 63 -
site provided three edge connectors to accommodate the set 
of printed circuit boards carrying the TTL devices. To 
indicate the directions to which and from which each 
particular chip vas sending and receiving data, eight light 
emitting diodes were wired into ali 16 chip sites. A further 
three LED !s were provided to indicate the state of other key 
points in the logie, to assist in any debugging of the rack 
which might prove to be necessary. 
A model of chip Z, designed and built by the inventor, 
was installed into the rack, together with the purpose-built 
clock generator described earlier. This, however, required 
substantial expansion of its fanout capability in order to 
cope with the 390 gates loading 0 and.the 310 loading 0 
in addition to the load imposed by chip Z. This could have 
been achieved using power transistor stages but was, in fact, 
implemented using eleven 74128 line drivers (taking care to 
rely on matching of switching parameters only within a device 
rather than among devices) as sketched in Fig. 4,7. 
The rack was .now compie tely self-contained, requiring 
only a 5V de input - although the high current requirement 
(13A in total) demanded care in the sélection and routing 
of the wiring. 
The completed rack is illustrated in the photograph 
of Fig. 4.8. The experiments performed with this- are 
summarised in Section 4 . 3 . 
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4.2 DESIGN INTEGRATION 
In évaluâting this approach to wafer-scale integration 
it is important to establish that the on-chip control logie 
can be laid out in a reasonable area of Silicon. It is 
well known that random logie generally requires a 
substantially larger area for interconnection than ordered 
structures (e.g. shift register) and it was further antici­
pât ed that the requirement to route four signais to all four 
edges of the chip would involve a substantial overhead in 
chip area. The proportion of chip area required for the 
control logie is expected to dépend to some extent on the 
choice of circuit technology while the actual area•dépends 
strongly on the design rules (i.e. minimum permissible 
dimensions) acceptable to each particular production line. 
Rather than attempt to compare the parameters for différent 
types of process it was decided to construct a detailed 
layout for one particular process. It was further decided 
that the design should be fully engineered for the in-house 
processing of working devices with the possibility of later 
adaptation to a full-slice array. 
4.2.1 Choice.of Process Technology 
Both this particular serial memory structure and wafer-
scale integration generally are technology independent so 
any semiconductor process technology may, in principle be 
selected for their Implementation. 
The initial sélection of technology to be applied 
presented little problem, for while the Polytechnic Micro-
electronics Centre had both a proven p-channel MOS capability 
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and a bipolar process line, the latter was based on RTL 
technology and was at that time lacking in-house buried layer 
and epitaxy facilities. It was felt that possible delays in 
setting up these processes or awaiting processing at an 
external facility were best avoided so the p-channel MOS 
process was considered the obvious choice. 
While a CMOS process would have offered the advantages 
of reduced power dissipation and increased circuit design 
versatility the further, development of the processing 
capability to cater for CMOS would have been a major, 
undertaking and so was not considered for the project. 
Having decided to utilise the p-channel enhancement 
mode process the next choice was static or dynamic logic. 
Again there appeared to be an obvious choice - in favour of 
dynamic logic as static circuitry seemed to offer no real 
advantage in this application to offset its substantially 
increased chip area and power dissipation. 
The more difficult choice arose when the many forms 
of dynamic logic were compared. Many variants of both two 
and four phase circuits existed, requiring either ratioed 
or ratioless transistor sizes. The types requiring ratioed 
devices for the active and load transistors have the 
advantage of reduced noise and fan-out sensitivity and low 
clock line capacitive loading. These circuits have, however, 
the big disadvantages of considerably increased power 
dissipation and gate area, as ratioless circuits may use 
minimum area transistors - i.e. unity aspect ratio 
(^/L = 1) of smallest possible W and L - set by processing 
limitations and typically ^ 10pm. 
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While both two phase and four phase dynamic ratioless 
circuits may use minimum area transistors it is possible to 
design a substantially smaller shift register stage with 
four phase circuitry than with two phase. Power consumption 
is similar for the two types. 
In choosing the circuit configuration to be adopted it 
was considered better to utilise a type known to hâve been 
in common use by the device manufacturers rather than to 
experiment with the (perhaps) theoretically superior 
designs quoted in the literature. It appeared from examina-
tion of data sheets and catalogues from the major MOS 
manuf acturers that t'here had been a general move away from 
four-phase circuitry by the industry. This was due primarily 
to the problem of noise generated by the clocks when driving 
the device at high speed (> 5 M H z ) . However, in this 
particular application there was no requirement for high 
speed opération, the dynamic mode having been selected for 
its' other advantages of minimum bit size and low power 
dissipation, so the clock edges could be reduced in slew 
rate if necessary to avoid this problem. 
A comparison of the power/clock requirements of 40 
dynamic MOS technology with those of the more populär 20 
circuitry (see Fig. 4.9) showed that both types require 
four lines to be distributed around the chip. The 20 
dynamic configuration requires a separate drain voltage 
supply and a wired earth connection to connect the P + 
diffused MOST source régions. The 40 dynamic inverter 
requires no de supply and the only earth connection is that 
- 67 -
implicò, t in the paras iti c capaci tances to the substrate, for 
which a back face contact (also required for the 20 circuit) 
is adequate. As the 0 and 0 clocks are readily generateci 
2 4 
at each chip from the 0 and 0 signais, only two power/ 
1 3 
clock lines need supply each chip in 40 dynamic opération. 
4.2.2 Circuit Design 
Any logie design may be implemented using only one 
logicai function - either the NAND or the NOR may be used. 
The NAND function (defined using negative logie for P-channel 
MOS) reqviires the input transi stors to be in séries ; this 
in turn requires the spacing between clock lines to be 
increased. The NOR function, in requiring a parallel 
configuration for the input transistors, vastes' an appréciable 
area of silicon in the vicinity of that gate but does not 
require any increase in spacing of the clock lines. It 
therefore dépends strongly on the relative incidence of 
single input gates (invertèrs) and multiple input gates 
whether the NAND or the NOR configuration will offer a more 
compact layout for any particular circuit. The NOR élément 
was selected as this particular design contained many basic 
inverter stages; this enabled ali the clock lines to be 
run at minimum spacing (see,for example, Fig.4.13) 
Control Logic 
Prior to conversion of the (random) logie design into 
a circuit schematic, the circuit design phase commenced with 
a study of the literature. Various design features were 
noted from (21), ( B 1 ) , ( B 4 ) , ( B 8 ) and (B12) and more 
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sophisticated points arose from discussion with workers 
in the industry. Examples of pitfalls for the unwary are 
now summarised in relation to Figs. 4.10 and 4.l\. 
a) Delay-free inverter. 
Delay-free inverters (i.e. gate types 2 and 4) must 
not be fed directly from a stage which drives another gate 
type; for example, the circuit illustrâted in Fig. 4.1 0(a) 
is not acceptable, but must be replaced by that of Fig. 
4 .10(b). This may be seen as follows. 
If inpu t is at logi c 1 (i.e. -ve) charge s during 
0 time and discharges through TR2 and TR3 when 0^  goes to 
Earth. C is also charged by 0 . On the negative-going 
a i 
edge of 0 , C will cause the voltage at node N to go 
3 3 
negative ; this -ve excursion can exceed the threshold 
voltage of device TR8 which will turn on at the beginning 
of 0 time, thus destroying the logie 1 held on C by 
3 3 
permitting charge to pass to ground via TR8 and TR9.. This 
problem is eliminated by deriving the inputs to the type 2 
and type 3 gâtes from separate output circuits of the 
driving (type 1 ) stage as shown in Fig. 4 .10(b). Several 
instances in the design required this treatment. 
b) Charge injection into the substrate. 
Tïithout considering the detailed waveforms obtained 
at the circuit nodes it will be readily observed that the 
voltage at a node can, under certain conditions, make a 
positive excursion with regard to the clock zero voltage. 
This is shown qualitatively in the sketch of Fig. 4 .11(b). 
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The criticai case is for logie 1 at the input, so 
that node A decays towards zero during the 0 period (after 
0 has returned to Earth) and is driven through zero to a 
positive voltage by the effect of the rising 0 edge being 
3 
coupled onto node A by parasi tic capacitance (mainly gate-
to-drain capacitance of T R 2 ) . This positive excursion of 
node A allows the PN junction forming the source of TR1 and 
the drain of TR2 to go into forward bias and iriject charge 
into'the substrate. The long carrier lifetimes of MOS 
material allow this charge to trave1 to adjacent, or even 
distant, régions carryîng a favourable (negative) bias. As 
this will cause unpredictable changes in logie level at 
these collecting nodes, such forward injection cannot be 
tolerated. The easiest method of preventing this effect is 
to work with a pseudo earth on the clock lines (or to bias 
the substrate positively which amounts to the same situation) 
A positive bias of 2 V with regard to the clock zero should 
be adequate; this could be increased if necessary but it 
should be noted that the résultant increase in source-
substrate bias will increase the threshold voltage of ali 
the MOS transistors on the chip. 
A complete circuit design was produced, taking into 
considération such détails as the above; this is présented 
in schematic form in Fig. 4.12. 
Gate Protection 
General principles of MOS intégrâted circuit gate 
protection are discussed in Section 6.8.3-
It was expected that the proposed MOS process, having 
a single dielectric, would provide a greater ruggedness 
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than structures employing a composite dielectric (e.g. MNOS) 
where there is a less favourable electric field distribution 
within the insulator. 
However, there was no information concerning the 
ruggedness of the gate dielectric in the current procèss 
and it is well known that submicroscopic inhomogeneities in 
the dielectric can cause premature breakdown (and therefore 
lack of ruggedness). It was therefore decided to include 
full gate protection networks on ail terminais (other than 
substrate earth) of the discrete chip to avoid any évalua-
tions being dogged by failures due to static electricity. 
4.2.3 Circuit Layout 
The layout of 40 dynamic MOS circuits is best under-
taken using a six-clock-line format. The extra space 
required by the additional 0 and 0 lines is adequately 
1 3 
compensateci by the close-packing of gâtes achievable on this 
system. At least two variants on this six-clock-line scheme 
resuit in an optimised layout; the one selected is 
illustrated in Fig. 4.13» which is an extract from the 
complete layout of Fig. 4.14. 
Design Rules. 
In deciding minimum dimensions for linewidth and 
spacings it is necessary to take full account of both the 
limitations of the maskmaking/photoengraving equipment and 
the constraints imposed by the particular process invoked 
(40 dynamic M O S ) . Included in this latter category are 
sideways diffusion, punch-through breakdown voltage 
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(dependent ori spacing and resistivity) and parasitic 
capacitance eff ects. The dimensions quoted in Table 4. 1 
vere drawn up for this project as a reasonable compromise 
for the facilities available within the Polytechnic Micro-
eie ctronics Centre. 
Feature Mask Minimum 
Dimension (um) 
P + track width 1 10 
Source/Drain separation 1 10 
Unrelated P + - P + separation 1 15 
P + region overlap of gate 
oxide on channel width 
1 ,2 2.5 
Unrelated P + - gate 
separation 
1 ,2 15 
Gate overlap of Source/Drain 1 ,2 2.5 
Unrelated gate-gate separation 2 15 
Gate linewidth 2 1 0 
Overlap of contact hole by 
gate 
2,3 2.5 
Contact hole linewidth 3 10 
P + edge-contact hole 
separation 
1 ,3 5 
Aluminium track width 4 10 
Aluminium track spacing 4 10 
Aluminium overlap of 
channel and contact holes 
2,3,4 5 
Table 4.1 
It must be emphas is ed that the s e dimensions are by no 
means minimal. For example many workers in the industry 
would Claim that the minimum separation for unrelated P + 
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tracks and minimum clearance between any gate area and 
unrelated P + tracks could be reduced to 1 Oum for the intended 
material spécification of 3-5 ^ cm. However, spurious effects 
have been detected in.MIS integrated circuits of various 
manufacture in the past due to both of thèse dimensions 
being reduced to dangerously low values. Thèse effects are 
probably less serious for MOS than f o r M N O S structures, are 
believed to be confined to higher resistivity silicon 
(> 12 0 cm) and are not expected on the 3-5 ^ cm material 
to be used in this application. Nevertheless it was thought 
désirable to increase thèse dimensions to the 15um quoted 
to ensure an adequate safety margin. 
In order to retain a high degree of flexibility in the 
layout, no attempt was made to minimise the chip area by 
packing the gâtes together into the smallest possible space. 
As will be observed in the completed layout of Fig. h,'\k 
there are many areas of unused silicon; the control logie 
area - unlike the shift register which is tightly packed -
could therefore be substantially reduced, thus improving 
the ratio of Storage : control logie areas of the chip. 
Test Components. 
"Several test structures were included in the design; 
these were directed primarily towards assessing the integrity 
of the P-channel MOS process. The more important parameters 
monitored were. aluminium step continuity, sheet resistivity 
and contact résistance, P + sheet resistivity, mask and 
operator misalignment, avalanche, punch-through and field-
aided breakdown voltages and parasitic (field) threshold 
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voltage. A discrete MOST was also included in the layout. 
To assist in debugging of the design, three key points 
of the control logic were brought out to additional bonding 
pads; this would assist in fault diagnosis by permitting 
access to sections of the logic via a low capacitance probé 
or, if necessary, via additional bond vires. 
Wafer-Scale Integration Compatibility. 
To meet the possible requirement for future stepping 
as a W.S.I array the North, South, East and West input/ 
output lines were positioned so that, on removing scribe 
lines and bonding pads etc., the P + tracks from any chip 
would link directly into the corresponding tracks of its 
four neighbours. For example, the "OPEN W;1 P + track was 
positioned on the left-hand side of the chip, directly, 
opposite the "LOOK E" track on the right-hand side. 
To avoid the requirement for bonding pads on any 
(and therefore all) of the array chips it was proposed that 
a special input/output interface chip would be placed in 
the array. The advantages of this are discussed in 
Section 6.8.4. 
Artwork and Mask Preparation. 
Having prepared a complete line drawing of the layout 
at the smallest convenient scale (500x) several possible 
routes for completion of artwork were available. Hand 
cutting of rubyliths was impracticable for reasons of both 
complexity and scale. Computer assisted mask generation 
routines had been partially developed 1 7 on the Polytechnic 
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Computer but the core Storage- capacity of 32k characters 
( 2 1 8 bits) and plotting facility (10" max. along axis of drum 
plotter) then ava!lable were inadequate to cope with a layout 
of this size. Sample plots of basic gates are présented in 
Fig. 4.15. 
The most, promising approach at that time seemed to be• 
the CAMP system at RSRE Malvern. This accepts both Fortran 
and digitised data as input; both were investigated. The 
longhand program input is ideal for highly répétitive 
arrays but not for random logic; for example the basic type 
1 inverter stage of Fig. 4.16(a) requires the 22 line program 
quoted in Fig. 4.16(b). The full layout would have required 
a very lengthy program with, almost.inevitably, extensive 
debugging which cannot be done efficiently by postai 
communication. 
The digitiser input possibility was therefore 
investigated; dimensionai instability of the cartridge paper 
with changes of temperature and relative humidity proved to 
require redrawing of the layout at 10OOx. Part of the layout 
was, in fact, redrawn at this scale and successfully digitised 
before the highly stable melinex grids (which would have 
permitted a scale of 500X) were obtained - three months behind 
schedule„ 
At this point an offer was made by the Allen Clark 
Research Centre of the Plessey Company for free use of their 
CALMA Interactive Graphics system. This was gratefully 
accepted and within a further 50 hours the layout had been 
generated, plotted and checked. 
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It was not practicable to produce the masks on the 
Polytechnic step and repeat camera; the maximum image field 
is ~ 90 thou..square so the stepping of the 153 x 1 24 thou, 
chip would have required the interlacing of four separate 
patterns for each mask. This would have required very 
accurate registration across the boundaries of the image 
field - the region where distortion is at a maximum. The 
masks were therefore produced by Plessey Limited, Swindon, 
via pattern-generator plotted reticle plates. 
4.2.4 Wafer Processing 
Several batches of slices were fabricated; this 
involved modification to the p-MOS process to achieve 
compatibility with current industrial practice. Major 
changes included reducing the P + diffused junction depth 
to ~ 2u, modifying the boron drive-in/oxidation schedule 
to reduce parasitic capacitances to the overlying clock 
lines and developing a phosphosilicate glass passivation 
layer process to improve device stability and resistance 
to contamination. 
Problems arose mainly from the lack of any previous 
requirement ±0 process LSI devices requiring both small 
geometries and high complexity patterns simultaneously. 
These were overcome by careful attention (and modification) 
to the photoresist exposure and aluminium etching stages. 
One problem, however, still remains. While batches have 
been made which demonstrate low and stable values of 
threshold voltage (- 3.5 to 4.0v) there is a recurrent 
problem of high and variable threshold voltage. This has 
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now been tracked down to the metallisation stage - in 
particular to the tungsten filaments from which the aluminium 
is evaporated. Tungsten filaments generally contain sodium 
- a necessary additive to increase the ductility of the 
métal but a serious contaminant causing grave instability in 
MOS transistors. Although purchased as "sodium free" thèse 
filaments are introducing serious contamination to the 
aluminium/gate-oxide interface. Control slices from the 
Polytechnic process line, metallised elsewhere by électron 
beam evaporation hâve produced consistently low threshold 
voltages while in-house metallisation (on others from the 
same batch) produces high and variable threshold voltage. 
The gênerai consensus of opinion in the industry is that 
filament evaporation of aluminium cannot be used as a 
consistently reliable procédure for MOS devices. 
In view of this fact and the carrent lack of alternative 
in-house facilities it was decided not to spend further time 
attempting to process working devices until in-house électron 
beam déposition is available. 
4.3 CONCLUSIONS ON CHIP A DESIGN FEASIBILITY. 
The TTL simulation has verified the design of both the 
on-chip control circuitry (chip A) and the external control 
electronics (chip Z) , This work illustrated the necessity 
for retaining information on the route taken by the spiral 
in order to backtrack out of blind alleys. Chip Z now 
stores the "OPEN" directions of the last 8 chips; to cope 
with longer back-tracks would require further storage 
capacity. 
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In addition to creating single spirals the rack has 
illustrated the ability of this logic design to permit the 
simultaneous generation of two spirals without interference. 
Two models of chip Z connected to two different chip A sites 
controlled the growth of two adjacent spirals in the array 
without any interaction. 
Chip Z is currently being rebuilt to a more fully 
engineered design. This will incorporate output buffers to 
provide p-MOS compatible waveforms (Ov and -25V rather than 
Ov and + 5 V ) . 
The integrated circuit layout of chip A demonstrated 
the feasibility of other aspects of the design concept. The 
control logic, although dominating the chip layout, in fact 
required an area approximately equivalent to a 256 bit shift 
register - a negligible overhead on (say) a 5K bit device. 
Although the metallisation is required to route four signals 
to all four edges of the chip there were no serious topolo­
gical problems in implementing this. Chip area requirements 
of control logic and interconnections are discussed further 
in Section 6.8.5-
The supply of working chips, although of real benefit 
to algorithm simulation had it been achieved, was not a 
necessary part of the present study, being more relevant to 
the subsequent on-going development of W.S.I devices. 
However it is noted that the lack of adequate metallisation 
facilities is now believed to be the only problem preventing 
the manufacture of working chips; certainly several slices 
have produced many chips on which there are no visible defects 
likely to prevent correct operation of the device. 
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FIG. 4.1. Circuit for TTL simulation of on-chip control 
logic. (Part 1 of three). 
- 79 -
PIG. 4.2. Circuit for TTL simulation of on-chip control 
logic. (Part 2 of three). 
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FIG. 4.5. Pulse generator circuit. 
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FIG. 4.7. Power driver output stage for pulse gener.ator. 
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Four-phase dynamic MOS shift register cell. 
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Two-phase dynamic MOS shift register cell. 
FIG. 4 . 9 . Oomparison of 4 0 and 20 dynamic MOS power/clock 
rail requirements. 
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FIG. 4.13. Typical section of layout of on-chip control 
logic. 
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PIG. 4.14. Layout of completed chip 
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FIG. 4.15a. Examples of in-house computer-assisted layout 
of A0 MOS gates. (Key overleaf) 
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1 . Half bit delay invcrter type 1 
2 . Half bit delay inverter type 3 
3- Alternative layout for type 1 
k. Alternative layout for type 3 
5- 2-input NOR gate type 1 
6. 2-input NOR gate type 3 
7. Flip Flop (type 1 - type 3) 
8. Delay free inverter type 2 
9- Delay free inverter type h 
10. Shift register ( 3 stages) 
11-13 Examples of the (inany ) tag types required. 
Lavout of clock lines 
, , 03 
01 
0 3 
04 
03 
0! 
FIG. 4.15b. Further in-house computer-assisted layouts. 
- 93 -
"JOB" MPRCA; 
• 
"TITLE" M.O .S. TYPE 1; 
1 "NE'.VGROUP" INVTR 1; 
2 "RECT" (1) 0,6:8,22; 
3 "RECT" (1) 0,32:8,16; 
4 "RECT" (1) 0,52:8,20; 
5 "RECT" (1) 0,76:8,8; 
6 "RECT" (2) 1,7:6,6; 
7 "RECT" (2) 2,26:4,8; 
8 "RECT" (2) 2,46:4,8; 
9 "RECT" (2) 1,59:6,6; 
10 "POLY" (2) 2,70:4,7,1,6,-6, 
-6,1,-7; 
11 "RECT" (3) 2,8:4,4; 
12 "RECT" (3) ..2,60:4,4; 
13 "RECT" (3) 2,78:4,4; 
14 "POLY" (4) 0,0:12,4,-4,10, 
-8,-14; 
15 "RECT" (4) 0,18:12,4; 
16 "RECT" (4) 0,26:8,8; 
17 "RECT" (4) 0,38:12,4; 
18 "POLY" (4) 0,46:8,4,4,4,-12, 
-8; 
19 "RECT" (4) 0,58:12,8; 
20 "POLY" (4) 0,70:12,4,-4,10, 
-8,-14; 
21 "RECT" (4) 0,88:12,4; 
22 "3NDGR0UP" 
111111 1 1 I [ | 
0 10 
4.16. Layout and CAMP prograra for 40 MOS gate, type 1. 
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SIMULATION OF SPIRAL GENERATION IN RANDOM ARRAYS 
This chapter describes the computer simulations of the 
building of chains of good chips in flawed arrays. It is 
seen how a considération of the limitations of algorithms for 
spiral generation led to the proposai of a toroidal array 
structure. Results of such simulations are presented. 
The main features characterising alternative approaches 
to the création of serial memories in iterative chip arrays 
are : -
i) the spatial configuration of devices which may input 
signais to or receive output signais from a given 
device, called its neighbours and 
ii) the séquence of selected input and output connections 
as an assembly of devices is configured. 
A schematic of the algorithm is given in Fig. "5-1; 
the growth of a spiral in each array type studied in this 
section is indicated in Fig. 5.2. 
The algorithm names adopted in thèse studies are 
historical (rather than logicai) but are mnemonic. 
C1 is Catt's original algorithm 1 0 on the square array. 
M2 is the second algorithm investigated on the same. 
square array (M = Middlesex). This is an 8 nearest-
neighbour algorithm. 
T1 is the C1 algorithm on a toroidal (square) array. 
M2T8 is the M2 algorithm (8-way) on the toroidal (square) 
array. 
Q2 is the M2 algorithm on a quincunx array. 
HX is an extension of the C1 algorithm to a hexagonal 
(six nearest neighbours) array. 
5.1 SQUARE ARRAYS. *• 9 
In order to compare various algorithms it is necessary 
to set some forni of benchmark for comparison. A target of 
a 128-chip spiral in an array of 400 chips was selected 
(somewhat arbitrarily) as such a standard for assessment. 
Initial studies in this area were made by laboriously 
plotting random chequer-board patterns as shown in Fig. 5.3» 
using random number tables (e.g. 0-2 for black, 3-9 for 
white générâtes, on average, a 70% yield array). The sizes 
of groups of "good chips" were also noted, realising that 
this represented a maximum possible spiral length as the 
chain might well no^ t be able to utilise ali the good chips 
within the largest group. A computer program was later 
developed to generate and plot such arrays by look-up of 
random number tables. This was then extended to produce 
the required random numbers using the computer and to 
generate a chain of "good circuits" in the raanner required 
by the particular algorithm. This procedure, detailed in 
the computer program of Appendix II , is now summarised 
with référence to Fig. 5-^ -. 
A random array of good and bad chips is generated 
to a target yield by assigning to each site on the 20 x 20 
matrix a random number in the range 00-99- For a- target 
yield of, say, 73 percent the numbers 00-72 represent good 
chips and 73-99 represent bad ones. A check is kept on 
the frequency distribution of the numbers so generated to 
ensure that no détectable order is built into the array. 
The nature of this check is as follows. 
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It may be expected, on average, that four numbers will 
occur either less than once (i.e. not at ail!) or greater 
than 8 times when selecting ^00 numbers at random from the 
range 00-99 » the general form of the di stribution for each 
number being as shown in Fig. 5-5. The frequency of 
occurrence of each number is plotted at the top of Fig. 5.^ 
(direction of increasing frequency is downwards), the 
horizontal lines representing frequencies of one-half and 
8-g- so that, on average, four peaks or troughs. may be 
expected outside these limits. It is accepted that this is 
not a rigorous test of randomness of the array so plotted 
but - as already noted - the distribution of bad chips on 
actual slices is not truly random either. 
Having generated the required 20 x 20 pseudo-random 
array the program then attempts to generate a spirai of 
good chips on the array, bypassing faulty ones and back-
tracking out of blind alleys as necessary until either the 
required 1 28-chìp spirai has been generated or the spirai 
has failed to reach the 1 28-chip target in the prese.t limit 
on the number of trials. The maximum and final lengths of 
unsuccessful spìrals are also noted, as illustrâted in 
(the earlier plots of) Fig. 5.6(b), for which a key is 
presented in Fig. 5.6(a). 
It will be observed on these plots that the spirai 
starts at the centre of the array; if the 11, 11 point is 
a bad chip (co-ordinates related to origin at bottom left 
hand corner of the array) the simulation is wasted. The 
program was later developed to permit: the starting point 
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to wander on the array until a good chip is found. If this 
first chip happens to be walled in by faulty ones, however, 
the run will terminate. The spiral progresses in a 
clockwise direction until it reaches the array edge when, 
because it is always attempting to turn clockwise (and 
hence off the array), it proceeds in retrograde direction, 
hugging the array edge. Note that the computer has no 
prior knowledge of either the fault distribution on the 
array or the position of the spiral in relation to the 
array boundaries - thus replicating the problem observed 
by chip 2 in constructing a spiral. Every new chip is 
added only after testing for a faulty chip and an array 
boundary, as would be the case when generating a spiral on 
an actual wafer; the implications of* this point in limiting 
algorithm performance are discussed in Section 6.1. 
These studies were then extended to arrays on which 
the spirals were permitted to attain their maximum possible 
length and a range of target lengths. 
Having verified the spiral simulation procedure by 
analysis of plotted output these array plots were then 
abandpned in favour of a listing of the salient data 
summarising each spiral 1s performance as listed in Table 
5.1. Six thousand simulations of slices with pseudo-
randomly distributed faulty devices were carried out at 
yields ranging from 40% to 100%. 
Results of these trials are presented and analysed in 
Section 5.4. 
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Type of algorithm (e.g. C1) 
Starting number of random number generator 
Dice yield on array 
Percentâge of good chips us ed 
Percentage of total array chips used in spiral 
Final spiral length 
Maximum spiral length 
Total number of chip tests to final length 
Total number of chip tests to 128 chip length 
Total number of chip tests to maximum length 
Total number of data times to final length 
Total number of data times to 128 chip length 
Total number of data times to maximum length. 
Table 5-1 
5.2 HEXAGONAL ARRAYS 
The 4-way algorithm computer program. . was extended 
to cover the hexagonal array; this, together with its 
flowchart, is detaile'd in Appendix III. A plot from this 
program is illustrated in Fig. 5-7. 
In this format the good chips are représentée! by 
hexagons and the bad ones by six-pointed stars. • The 
spiral is launched near the centre of the array and proceed 
in an anticlockwise direction, again bypassing faulty chips 
backing out of blind alleys and turning rétrograde at the 
array edge. On this plot are also indicated
 Fas short spurs 
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on the spiral leading from the centre of each good chip, 
directions which have been accessed and rejected - either 
(i) because a chip was faulty, or (ii) it had already been 
included in the spiral, or (iii) it was outside the array 
boundary. 
As for the square array, these trials were initially 
restricted to a target length of 128 chips and were then 
extended to various other target lengths (including the 
maximum possible length obtainable by the spiral). Results 
from six thousand such simulations are summarised in 
Section 5.4. 
5-3 FINITE UNBOUNDED ARRAYS 
During the studies of the rectangular and hexagonal 
arrays it became increasingly apparent that the serious 
perturbation imposed on the path of the spiral by the array 
edge caused a major réduction in algorithm performance. 
In being forced into retrograde progression along the array 
edge the spiral tends to trap large areas of good chips so 
that they are no longer accessible to the developing spiral. 
They will, of course, eventually be accessed as the 
(unsuccessful) spiral backtrackt> (eventually to a single 
chip) but by this time the damage has been done - the 
algorithm has failed to construct the target spiral. On 
realising the importance of this limitation the (effective) 
élimination of the array. boundary was proposed as follows. 
The wafer may be converted to a finite but unbounded 
array merely by ensuring that ail edge chips have their 
outputs fed back into inputs of other edge chips. . Nothing 
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would be gained by feeding back into the adjacent chip as 
they are already connected in the array. Linking to the 
next but one neighbour might seem advantageous until it is 
realised that the edge output on a chip at (say) the 
northernmost point of the slice would expect to feed out 
to the North and hence into the South ("LOOK") input of the 
next but one chip. This chip would, of course, already have 
its South input connected into the array and could never 
accept the data in via its free (northern) input from a 
North edge chip as it should be looking in the opposite 
direction at the phase of t Q when the signal appeared at 
its North input. One could, in principle if not in practice, 
feed the output of each edge chip into its diametrically 
opposite counterpart but a more subtle organisation is to 
convert the array, topologically, into a torus. 
To achieve this toroidal configuration .(without 
processing doughnuts of siliconi) the East output and input 
of each chip along the right-hand edge of the array are 
arrangea, to c orine et directly into the corre'sponding West 
input and output of each chip along the left-hand side of 
the array. This converts the array (conceptually) into a 
cylinder. The North output and input of each chip along 
the top edge of the array are then arranged to connect 
• 
directly into the South input and output of the corresponding 
chip along the bottom edge of the array. The array boundaries 
then become transparent to the developing spiral - as if the 
array were constructed on the surface of a toroidal crystal 
of Silicon. The procedure is not limited to square arrays; 
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the hexagonal array, for example, may be similarly 
connectée! acro ss the three opposite pairs of edges - without 
attempting to visualise the geometrie form of the figure so 
constructedi Similarly the connections do not need to be 
directly across the array; moving to the next row or 
column when traversing the array, for example converts the 
array to a hélix. A provisionai patent has been filed on 
these structures. 
One advantage of such arrays is that the spiral may 
be launched near the array edge - thus easing the assembly 
problems - with a less serious effect on its growth 
potential. 
The computer program to cbnstruct this. toroidal 
array algorithm - essentially a development of the basic 
rectangular array program of Appendix II -is not quoted 
here, but a plot of such a toroidal array is presented in 
Fig. 5.8. As the interprétation of this plot in the edge 
région of the array is not immediately obvious it is now 
explained. 
In order that the array edge should appear trans­
parent to the developing spiral, the same cyclic séquence 
of directions for LOOK/OPEN must continue across the edges 
of the array; that is, the use of the toroidal facility 
must not b e a " l a s t resort" but must be included in the 
normal choice of directions. Consider, for example, the 
situation after the spiral has backtracked to chip number 
57 from the large blind alley (bounded by bad chips and 
the early part of the spiral) in the lower right quarter 
of the diagram. The next: chip incorporated (No. 58) is at 
- 102 -
the extrême corner of the array. After attempting the normal 
clockwise turn and finding chip a faulty the spirai then 
accesses chip p ("top right-hand corner of array) to find 
this also is faulty; chip v (bottom left-hand corner) is 
then accessed (again faulty) before the spirai backtracks. 
At chip 57 the new direction (only one re-try permitted on 
backtrack) takes the spirai to chip 6 on the left-hand edge 
of the array. Chip Ô is marked § , indicating that the 
spirai has just come onto the edge from the other side of 
the array. Chip 6 , unfortunately, leads only to two more 
chips so the spirai must backtrack from this blind alley 
through chips 57» 56 and 55 before the toroidal facili.ty 
brings the spirai across the array to chip £ from chip $h 
and the spirai proceeds normally to chip 99. At chip 99 
the spirai, once again, crosses the array edge - chip 100 
appearing at the left-hand side. At chip 1Oh the first 
attempt accesses the bad chip on the left-hand array edge. 
The second ,-try attempts to re-enter the spirai running 
down the right-hand array edge; the third attempt is 
successful, finding a good chip (due South.of.chip 1 Oh). 
Note, however, the change in line format of the plot ; this 
reflects the fact that the spirai has attempted to leave 
the array edge at chip 10h and so chip 105 is included as 
if the spirai had just come onto this edge of the array. 
The two lower chips are similarly represented - before being 
overprinted with the diagonal cross representing chips 
rejected on backtracking from a blind alley. Chip 1 06 (due 
East of 105) is also represented in this way - the program 
assuming that an array edge has just been crossed - before 
the spiral continues normally to its completion at chip 128. 
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As for the C1 and HX algorithms the spirals were 
initially restricted to a target of 128 chips and then 
extended to cover various target lengths from 50 to the 
maximum possible spiral length attainable; the array yield 
range was, again 40-100%. 
Results of six thousand such simulations are presented 
in Section 5-^. 
5.3.1 Extension to Octagonal Arrays 
This simulation was not extended to a finite unbounded 
hexagonal array but proceeded directly to the most powerful 
practicable algorithm that could be envisagea. This was an 
eight-way algorithm (with toroidal facility) where each chip 
may access both orthogonal and diagonal nearest neighbours 
- as King's move in chess. Such an array is illustrated in 
the computer simulation of Fig. 5-9; it could be constructed 
from identical chips, without wasted space, as sketched in 
Fig. 5.10. Results of 6,000 simulations of this 8-way 
toroidal algorithm are compared with the more basic 
algorithms in the following section. 
5.h COMPARISON OF ALGORITHM PERFORMANCE . 
It has been noted in Section 3.^.3 that calculation 
of array yield as a function of chip size and defect 
density is possible if assumptions are made as to the 
nature of defects. ^  However it is more realistic to obtain 
this relationship empirically; it is then found to dépend 
on the chosen technology and design rules and is typically 
of the form quoted in Fig. 5.11 . This plot is from data 
e 
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obtained during discussions with the industry and relates 
to an MOS type of process. 
Vhile V.S.I. arrays may eventually be manufactured 
on rectangular wafers it is likely that the conventional 
technology will be applied in the first instance. To assist 
in relating the algorithm simulations to actual slice arrays, 
Fig.5• 1 2 plots the number of complete square chips on wafers 
of 2", 3" and k" diameter. These curves are interpolated 
between the points plotted and assume accurate alignment 
of the array such that the slice diameter lies along a grid 
line in both X and Y directions. 
In order to obtain a direct comparison between the 
various algorithms it is désirable to select arrays of 
similar size for each algorithm. However, a further 
considération of major importance for a fair comparison is 
that the array structure should fit the algorithm - that is 
at high yield levels the algorithm must be able to fully 
utilise thé..array. Failure to comply with this réquirement 
is illustrated by the poor performance of the M2 algorithm 
(see later). On a square array its performance (with 
eight nearest neighbours) is markedly inferior to that of 
the basic C1 algorithm (with only four nearest neighbours). 
On transferring it to the quincunx array, however, its 
performance (Q2) attains the high level to be expected from 
an 8-way algorithm. (Note also the effeet of the élimination 
of the array boundary (M2T8) in optimising an array for a 
particular algorithm). 
In striking a balance between these two requirements 
of constant array size and optimised array shape, the 
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hexagonal algorithm is put at a slight disadvantage (only 
392 chips on an approximately circular array) while the 
quincunx algorithm has **21 chips compared with the kOO 
chips of the C1 , T1 , M2 and M2T8 algorithms. 
Criteria of practical importance in assessing 
algorithm performance include the area of device required 
to implement the on-chip control logic, the variation of 
spiral length as a function of device yield, the yield 
required to achieve particular target lengths reliably 
and the time required to carry out the test and spiral 
generation. 
Fig. 5.13 illustrates the sequence in which a 
device's neighbours are tested during spiral development for 
each algorithm. The data are received from the device 
marked u 0 " (the current penultimate device in the chain) 
and the central device (currently last in the chain) tests 
its neighbours in the sequence indicated until a good 
device is found and. added to the chain. 
All the algorithms studied were designed to assemble 
devices into a tight spiral, bypassing faulty devices as 
described above. Although the performance of an algorithm 
may be improved by permitting non adjacent chips to be 
accessed to extricate the spiral from blind alleys (as 
discussed in Section 3,k.k), it is desirable to reduce 
interconnection crossover problems by requiring a device's 
neighbours to be physically adjacent to that device. This 
restrieticn was applied to all the algorithms studied. 
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In assessing the relative performance of différent 
algorithms one may either set an arbitrary target length 
for the spirai to achieve or, alternatively, require the 
algorithm to produce the longest possible spiral length on 
the array. It is probable that practical applications of 
such memory devlces wili require a fixed length for the 
spiral and, with this point in viev,.the initial results 
related to a fixed (arbitrary) spirai length of 128 chips. 
Results of several hundred sucb simulations of the C1 , HX 
and T1 algorithms are presented in Figs; 5.1 4, 5.15, 5.1 6. 
Each data point represents a minimum of twenty spirals and 
i;he error bounds are calculated for 95% confidence limits. 
The best smooth curve fit to the data is also drawn; these 
curves are superimposed on Fig. 5.17. 
The sharp transition of the C1 algorithm from short 
spirals at < 65% good chips to long spirals at > 75% yield 
compares closely with Marming's r e s u l t 3 4 quoted in cSection 
2.2.4. 
The raean values of the maximum spirai lengths attained 
in the 6,000 simulations per algorithm are plotted in Fig. 
5.18 as a function of percentage chip yield in the arrays. 
Fig. 5.19 records the percentage of good array chips used 
in the spiral as a function of percentage chip yield for 
each algorithm. 
Fig.5.20 illustrâtes the effect of varying the target 
length for the spirals by plotting the percentage yield 
necessary f or 95% of the spirals to reach the target length 
against that target length. 
Pig. 5.21 relates the test time required for the 
assembly of spirals to the percentage yield on the slice 
for spiral lengths of 50,100 and 200 chips. 
5.4.1 Attempts at Curve Fitting of Empirical Data 
The general form of the distributions presented in 
Fig. 5.17 is a monotonically increasing function. At zero 
yield there is obviously zero chance of any spirals reaching 
any non-zero target length whereas at 100% yield a good 
algorithm on an optimised array should be able.to incorporate 
all the chips in the spiral. Such an idealised characteristic 
of an algorithm is sketched in Fig. 5.22. The ordinate of 
the line x' x" must depend on the particular algorithm 
(primarily number of nearest neighbours and transparency of 
array boundary) and on the target length for an array of 
given size. In principle any continuous distribution can be 
represented by an infinite polynomial . series so the 
possibility was considered of deriving the characteristic 
equations for the algorithms in polynomial form. . Exact 
solution was expected to be impossible as this type of 
distribution almost certainly involves exponential terms -
there is, at least superficially, some resemblance of these 
sigmoid characteristics to the Fermi function; to approxi­
mate this by a polynomial . series would require considerably 
more than the maximum of a 10th order polynomial available 
on the Polytechnic computer program. 
Results of these trials were, however, disappointing. 
The output for a low order polynomial (degree 3) showed 
considerable overshoot of the Ó and 100% abscissae as shown 
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in Fig. 5-23. Even the addition of heavily weighted data 
points failed to prevent substantial overshoot. When given 
a greater degree of freedom (up to 10th order polynomial) the 
overshoot was slightly improved but the plot tended to follow 
individuai data points rather than the required best smooth 
curve through the data as shown in Fig. 5.24. 
At this point thèse trials vere postponed - pending 
the availability of a more general curve fitting program 
- to concentrate on more urgent aspects of the project and 
have not yet been resumed. 
Select 
sianing 
STOP 
FIG. 5.1« Schematic of the algorithms fòr spirai generation. 
A l q u ' l l l l i m C I JIMi t 1 A k j o i l i t u i . MX 
FIG. 5.2. The growth of a spirai, avoiding faulty devices. 
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FIG. 5.5. Probability of any particular nuraber in range 00-99 
occuring n times in 400 random sélections. 
target yield (70%). 
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dead-end (good chips 
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developing spiral. 
bad chip. 
good chip. 
starting value for random 
number generator. 
number of tests, 
maximum length attained. 
spiral length at teroination 
of run. 
FIG. 5.6. Key to spirals plotted overleaf 
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 1 3 , s 7 o 
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KEY. M2T8 Algorithm type {toroidal 8-way) 
0.2818 Starting value of random number generator 
0.5875 Dice yield on array ( 5 8 . 7 5 ^ ) 
65 Percentago of good chips usod in spiral 
38 Percentage of 20 x 20 chips used in spiral' 
0 Finał length of spiral (backtracked to input chip) 
153 • Maximum length attained by spiral 
$kh No. of chip tests to attain 153 - chip spiral 
6kh No. of chip tests to attain 128 - chip spiral 
1208 No. of chip tests to attain final length 
• I O 7 5 7 9 ) Total number of shift register cycle times 
¿•6181 ( required to form final» 128- and 153- chip 
87035 .) spirals (e.g. 128 chips, 1k bit, 1MHz b.r.f. 
—• U6.2 secs.) 
Numbers around array edgc indicate thc séquence in which 
spiral leaves the array and rejoins the opposite edgc. 
FIG. 5.9* Computer simulation of spiral formation with 
8-way algorithra on toroidal array. 
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Passive link across 
intervening chip. 
FIG. 5.10. A possible 8-way chip structure 
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FIG. 5.11. • Yield vs. chip area parametrised by defect 
density (no. per square inch). 
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FIG. 5.12. Number of chips on wafer vs. chip size. 
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FIGr. 5.13 » The sequence in which neighbours of the central 
device are tested.' 
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FIG. 5.14. Percentage of spirals reaching target of 128 
chips on array of 20 X 20 chips (vertical) vs. 
chip yield ($£) for square array. 
- 119 -
FIG. 5.15. Percentage of spirals reaching target of 128 
chips on array of ~400.chips (vertical) vs. 
chip yield (fc) for hexagonal array. 
FIG. 5.16. Percentage of spirals reaching target of 128 
chips on array of 20 X 20 chips (vertical) vs. 
chip yield (#) for toroidal array. 
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FIG. 5.17. Peroentage of spiráis reaching 128-chip target 
(vertical) vs. chip yield (fa) for square, 
hexagonal and toroidal arrays. 
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FIG. 5.18. Mean máximum spiral length vs. chip yield ($) 
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FIG. 5.19» Percentage usage of good chips (vertical) vs. 
chip yield (fo) . 
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FIG. 5.20. Effect of Variation of target length of spirai 
(horizontal) vs. chip yield (#) for 95$ of 
spirals to reach target. 
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Mean number of device test times (thousands) to assemble 
spirals of 50, 100, 200 chips (vertical) vs. chip yield ($) 
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FIG. 5.21. Speed of spiral formation. 
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FIG. 5.22. Idealised characteristic of algorithm. 
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PIGS. 5.23-4 Algorithm approximation by polynomials of 
degree 3 and 10. (Weighted End Points). 
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DISCUSSION AND REVIEW » 
Based on an analysis of the results of spiral 
simulations presented in the previous Chapter the general 
principles underlying the behaviour of algorithms are 
considered. This leads on to the présentation of new 
memory structures. The concepts.of fault and failure 
tolérance are then stùdied followed by a considération of 
potential problem areas in the implementation of W.S.I 
technology. Topics relevant to the commercial viability of 
W.S.I memories are then discussed with particular emphasis 
on assembly technology and a cost comparison of conventional 
and W.S.I memories. 
6.1 DISCUSSION OF SPIRAL SIMULATIONS, v,. 
Frora the studies of thèse algorithms it would appear 
that there are two distinct mechanisms which can limit the 
growth of a spiral. Firstly, the spiral can be extinguished 
because the yield is inadequate to sustain growth and, 
secondly, the array boundary may impose an insuperable 
obstacle to continuée! spiral development. The first of 
thèse effects is analogous to the stifling of a chain 
reaction (e.g. by increasing the degree of neutron capture 
in a nuclear reactor) and would, in the absence of edge 
effects, be expected to show an extremely sharp transition 
between rapid extinction and indefinite growth as the yield 
increases. The second mechanism is expected to be a complex 
function of the array geometry, organisation and algorithm 
which is attempting to create the spiral. It must also 
dépend on array yield in that more backtracks will occur 
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at lover yield levels and so the spiral will require to make 
use of a greater proportion of the array and hence be more 
affected by the array boundary. 
A further compiicating effect is that the finite array 
size must cause an abrupt curtailment of the probability of 
completing "the 1 28 chip spiral at a definite chip yield; 
e.g. if the yield is < 32$ then there must be less than 128 
good chips on the 20 x 20 array and so the target cannot be 
achieved. 
9 
Thèse effects must resuit in a very complex dependence 
of the percentage of spirals which reach the target on the 
array yield. In ortder to attempt to separate out the two 
effects it would be of interest to compare the results for 
the rectangular and toroidal arrays with the performance of 
the normal rectangular algorithm on an infinite array - where 
the edges could not possibly interfere with the progress of 
the spiral. A quasi-infinite array is obtained merely by 
ensuring that the spiral can never reach the array edge; 
an array of 255 x 255 chips would guarantee this for a 
128-chip spiral but a considerbly smaller array would permit 
the vast majority of spirals to develop without touching 
the boundary. Any which did so could be rejected from the 
analysis. However, in view of the limitations of the curve 
fitting programs, . as described in Section 5-^.1 » there 
was little incentive to attempt to separate out thèse 
various contributions to the supposed general équation for 
an algorithm and this proposed study has not yet been under-
taken. 
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The algorithm proposed in (10) aimed at generating a 
spiral structure - as shown in Fig. 5.^• It seemed 
intuitively obvious that such a spirai starting at the centre 
of the wafer where the yield is highest would, by tending to 
remain in this higher yield région and hugging itself closely 
to avoid isolating good chips from the rest of the unused 
array (apart from in blind alleys), achieve longer chains 
than any without such a tight packing characteristic. The 
other algorithms were therefore based on this same concept 
of tight spiral formation. 
A casual examination of the path taken through an array 
by a spirai : * *. might lead one to suppose that ali the 
algorithms are of very poor performance - surely the eye 
should not be able to do, at a glance, better than the 
computer achieves by a lengthy recursive procedure? It must 
be remembered, however, that the reader has a tremendous 
advantage over the computer; he can see instantly where 
the spirai is in relation to the array boundaries and the 
remaining areas of good chips. The computer may be likened 
to a person walking in (say) the Hampton Court maze; a 
well-planned and carefully maintained maze can be a real 
challenge to pass through unaided by sun or compass and yet 
be easily solved when studied from the air or as a map. 
Similarly the computer has no idea where the spirai is in 
the array or what is ahead or "around the corner". It has 
been deliberately restricted in this manner to accurately 
simulate the procedure of building a spiral on a real slice 
without first testing ali the chips. It therefore selects 
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the first route which achieves the target and does not 
investigate whether any alternative may be superior - as a 
person may attempt to negotiate a maze by always turning 
left whenever possible. 
The alternative approach of mapping the fault distrib 
tion in each array and computing the optimum track (which 
may well not be a spirai) would have the advantage of 
reduced"spiral" assembly time but would lose the graceful 
dégradation feature as the wafer would require to be 
removed from the system and each chip retested to establish 
the position of the failed chips before a new spirai could 
be configured. 
Thèse simulations of spiral générât ion indi cate that 
even the simple four way algorithm will allow long spirals 
to develop at yields of less than 80$ while the more power-
ful 6-way and toroidal algorithms will construct long 
spirals at yields below 70$. 
A study of Fig. 5.17 shows a very similar performance 
for the toroidal and hexagonal algorithms. This implies 
that the élimination of the array boundary achieved with 
the toroidal configuration is équivalent to an increase of 
two nearest neighbours, suggesting that one may trade-off 
some on-chip control logie (i.e. active devices) for 
passive metallisation in moving from the HX to the T1 array. 
The toroidal algorithm has the further advantage of 
reduced spirai assembly time (Fig. 5.21). 
To put thèse spiral assembly times into perspective, 
it will be noted from Fig. 5.21 that a 200 chip spirai 
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using the T1 algorithm requirès a-minimum of ^ ho,000.chip 
test times (N). If the chip is a 5K bit shift register ( L ) 
then at a p.r.f of 1MHz (F) the total spiral assembly time 
is second; i.e. 200 seconds. It will be observed 
that, with the exception of this T1 algorithm, the more 
powerful algorithms tend to nave increased spiral assembly 
times. This is due to the higher average number of 
unsuccessful attempts before an unused chip is found and 
added to the.spiral in the cases of 6- and 8-way 
algorithms as illustrated in Fig. 6.1.. 
¥ith référence to Fig. 5.21 a 50$ increase in 
minimum assembly time is observed in going from the 4-way 
to a 6-way algorithm, while the 8-way algorithms take 
virtually twice as long to assemble a spiral of given length 
as do the 4-way ones. 
It should be noted that the system does not require 
to be down during this period. On detection of a faulty 
spiral, EDC (error detection and correction) procédures 
would either continue to supply the missing bits during 
the wafer reconfiguration time (if organised to contain one 
bit of each of 1M words as discussed further in Section 
6.5), or arrange to switch in a substitute wafer (already 
configured and waiting for use). 
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6.2 OTHER ALGORITHMS 0 
In describing his "arm" generating algorithm, Mannin 
s t a t e s 3 4 :-
"When an arm has grown to a certain tip, it tries 
to extend itself toward the nearest array edge. 
Thus an arm spirals towards the centre of an 
array in a perfect array. If no improvement in 
the maximum discovered arm is made in one-fourth 
of the time limit, the program looks at adjacent 
cells that are not included in this longest arm 
and are not known to be flawed. The program 
tries simple jogging of the arm to include thèse 
cells"." 
This procedure of spiralling inwards from the array 
edge has been compared with the outward spiral in Section 
3.^.3- Although it is easy to simulate "arm-jogging" it 
is difficult to sêe how this can be realised in practice. 
Cells not accèssed during the developmentC of the spiral 
could possibly be so included but those "frozen" in fixed 
states after backtracking from blind alleys - the major 
group of good unused cells - could not, it is thought 
readily be reaccessed for addition to the spiral. The 
technique would, however, work given a detailed map of the 
spiral and faulty chips in the array when the spiral could 
be rebuilt to maximum length including such chips. 
In the studies of chain-generating algorithms other 
approaches than the spiral forms discussed have been 
considered. One such proposai was that the algorithm 
should always endeavour to minimise the déviation of the 
spiral tip from the sliee centre (i.e. number of steps 
North minus number of steps South plus number of steps 
East minus number of steps West). This would have reduced 
the effects of the array boundary in deviating the spiral 
but would have required additional hardware on chip Z. 
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To reduce the complexity (and hence area) of the 
on-chip control logie it is advantageous to minimise the 
number of nearest neighbours if this can be done without 
requiring an unacceptable array yield increase for spiral 
generation. In looking for the simplest possible 
algorithm it is important to bear in mind the two funda-
mental requirements of any spirai algorithm. Firstly, it 
must be able, in principle, to eventually access ali the 
wafer from any given point; this requires progression in 
the four directions 
Forwàrd along X axis 
Backward along X axis 
Forward along Y axis 
Backward along Y axis 
These movements do not, of course, require to be independent 
The second fundamental requirement is that the algorithm 
must be capable of bypassing faulty chips without leaving 
intervening gaps of good chips. 
These requirements can be achieved with only three 
OPEN and three (différent) LOOK directions using two chip 
types, cv and p as illustrât ed in Fig. 6.2.. A f urther 
simplification is possible, to a single chip type as 
illustrated in Fig. 6.3,- :if it is permitted to miss the 
occasionai good chip in the array. 
These algorithms illustrate a basic flaw in ali the 
ones which were described in Chapter 5 - namely that, if 
the sarae set of directions is selected for OPEN and LOOK, 
then one of the OPEN directions must be inaccessible to the 
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new chip because it leads back to the penultimate chip in 
the spiral. A four in/four out algorithm of this type is 
therefore effectively a four- in/three out algorithm. 
Another proposai was that the spiral should be 
permitted to leap over an imprisoning wall of bad chips -
perhaps in-the manner of Knight 1 s move in chess - rather 
than backtrack from blind alleys. This would undoubtedly 
improve the performance of ali the algorithms studied by 
not leaving good chips isolated from the spiral in blind 
alleys. The most obvious way of incorporating such a 
"leap" facilty into the design would be as an additional 
open/look connection on each chip so that chips would 
contain the logie for the sequential addressing of the 
normal OPEN directions.before initiating "leap". One such 
leap algorithm is illustrated in Fig. 6.4.. This is based 
on a single chip type with three OPEN and three (différent 
LOOK directions and has one direction of leap. It wi11 be 
noted, however, that a single direction of leap is of 
restricted usefulness; for example, a dead end-to the 
north-east of the main body of the spiral of Fig.6.3 . 
could not be exited by the spiral. Another point to 
consider is that the link providing the leap across a bad 
chip may well itself be faulty. 
A study of the interconnection requirements of such 
"leap" routines suggested that their inclusion on actual 
devices would cause serious problems of layout and so they 
were not investigated furthe r. 
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6.3 TOWARDS THE "IDEAL" ;ALGORITHM. 
Many types of chain-generating algorithms have been 
investigateci and assessed against several cri ter ia. The 
most powerful of thèse algorithms - the toroidal 8-way -
will tolerate an array yield of ^ 57$. It must be noted, 
however, that in comparing h, 6 and 8-way algorithms no 
account has been taken of the larger chip area (and 
attendant lover yield and reduced number of chips on the 
wafer of given size) of chips carrying the. additional control 
logie required to implement the more complex algorithms. 
The ultimate criterion for algorithm sélection is to produce 
the largest memory on a slice of given size for a particular 
set of design rules and a particular process line. 
The 11 ideal" algorithm (forgetting for a moment the 
wasted area occupied by the control logie) would have an 
infinite number of nearest neighbours and an infinite array 
size. On any finite array ail chips would then becorne . 
nearest neighbours and the spiral could include every good 
chip on the array (in any chosen séquence). It is interesting 
to note that as the number of nearest neighbours increases 
the lengths of chains of bad chips must also increase ' 
(although the cluster size of good chips also increases for 
a given array yield). In the limit, since ail chips are 
nearest neighbours, the bad chips also form a single cluster 
on the array, regardless of yield. 
While this concept of infinite adjacency is no more 
than a mathematical abstraction for serial memories the 
idea immediately becomes a reality if we think instead in 
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terms of a parallel organisée! array. This concept is now 
developed further. 
6 A PARALLEL/SERIAL ORGANISED W.S.I ARRAYS. 
Two fault-tolerant fixed interconnection structures 
are now proposed to cover RAM, ROM and associative memory 
applications. 
6.4.1 A Random Access Memory Structure. 
It has been shown that one of the major drawbacks of 
ali non-infinite (i.e. practicable) serial algorithms for 
creating a spiral is that not ail good chips on the wafer 
can be accessed. Furthermore, many of those initially 
included in the chai-n are rejected as the spiral backtracks 
out of blind alleys. 
The possibility of directly accessing ail chips on the 
wafer vas therefore considered. This is most readily 
achieved by running X and Y address lines to ail chips so 
that any particular chip can be accessed for purposes of 
testing. It is then possible to use a minicomputer to 
construct the optimum spiral through the array. This 
approach would have the additional advantage that the degree 
of dégradation (and hence tolérance of additional chip 
failure) of the array could be assessed at any time; the 
philosophy of not retaining any information on either the 
distribution of good and bad chips or the track of the 
spiral does not permit this information to be gained. 
However, rather than convert such a parallel array 
into a serial memory it would seem that the device 
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would of f er considérable advantages if left in parallel 
form. It would appear externally rather like a section of 
core store but with two important différences. Firstly, 
some of the sites would be faulty and unable to store data; 
it would therefore require such faulty sites to be bypassed. 
Secondly, each V.S.I array would be équivalent not to a 
piane of core store (as in a RAM, for example) but to a 
block of store, the multiple Z planes being represented by 
the serial shift register (probably a serial/parallel/serial 
ccd chip) at each chip site. We could envisage, for 
example, a store of between one and two mégabits capacity, 
produced by a 20 x 20 chip array of 5K bit shift registers 
as shown in Fig. 6.5. 
Such a parallel/serial array would require very 
little on-chip control logie compared with that required 
for the serial memory because each chip is not required to 
decode an address fi eld and is not required to interact 
with its neighbours (although such a feature could possibly 
be retained if this were sufficiently advantageous). 
The device would, of course, require to be fault 
tolérant; this could be achieved by protecting the X and Y 
address lines with séries resistors of ^ 1 0 - 100 KQ 
between the lines and each chip; such a high résistance 
would not be detrimental in an MOS design and would provide 
adequate protection of the address lines against short 
circuit chips. Short circuits between the address lines 
themselves would be best eliminated by removing them from 
the wafer onto the substrate or polyimide superstrate which 
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could be tested independently of the wafer prior to 
assembly. This point is considered further in the next 
section. 
Such a design has the advantage that not only is it 
fault/failure tolerant but the degree of dégradation is 
immedia*tely assessible - an important feature for fault 
tolerant devices. 
6.4.2 An Associative Memory/ROM Structure 
An alternative memory structure based on the 
hypothetical model town of Dyadicville* is presented in 
Fig. 6.6. This provides direct access via an equal line 
0 
length to ali chips in the array. 
This memory does not fit exactly into any of the 
three catégories spiral, tree or grid. Although it might 
appear superficially to have a "tree" configuration, all 
chips are in fact directly accessed without requiring data 
to pass through intervening chips. In this respect it is 
most sìmilar to the true "grid" structure described in the 
previous section. 
The device would seem to be suitable for either 
associative memory or ROM where the address locations are 
stored in nonvolatile (e.g. hardwired, FAMOS or EAROM) form 
as discussed in Section 2.2.2. The inclusion of redundant 
bits in the serial address code would ensure any chosen 
degreé of protection against faulty address locations 
responding to other addresses. In the associative memory 
* See, for example, H F Harmuth "Transmission of Informatio 
by Orthogonal Functions" Springer-Verlag, 1972. 
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structure, faulty chip sites would never be accessed, the 
réduction of Storage capacity arising from initially faulty 
chips and those failing during opération being allowed for 
by redundant chips on the wafer. 
ROM applications in which a faulty chip would cause 
serious disruption could have duplication at two (widely 
separated) chip sites. An alternative procedure (e.g. in 
signal processing applications) would be to have the 
incrementai function in adjacent locations equal to one-half 
or one-third of the required resolution to allow for single 
or adjacent-pair chip failures. 
This array does not require the multiple X, Y address 
lines of the previous structure and is therefore better 
suited to small chip sizes. Whereas the optimum RAM 
structure would probably contain ^ 400 chips of 5K bit 
capacity this présent device could usefully contain many 
more chips of smaller size thus improving the array yield 
and accessibility of data. 
6.5 FAULT AND FAILURE-TOLERANCE. 
Fault tolérance occurs at many levels in both hardware 
and software in computer Systems and has been widely 
discussed in the literature*; this section considers only 
those aspects relating to semiconductor memory chips and, 
in partieular, to W.S.I arrays. 
See, for example, IEEE Trans.Comput. Vol.C-20 November 
1971, Vol.C-22 March 1973, Vol.C-23 July 197^, Vol.C-24 
May 1975, Vol.C-25 June 1976, Vol.C-27 June 1978. 
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Minute imperf e:ctipns will aìways be present in 
integrateci circuit chips ; these only become criticai if 
they prevent the correct operation of the device or constitute 
a major reliability hazard. Discretionary wiring and 
fusible link techniques can, as we have seen, create an 
apparently perfect array on a flawed wafer; however, any 
additional major defects occurring in these hardwired arrays 
will be catastrophic. 
The very nature of the "softwiring" (gated inter-
connection) between chips on this approach to W.S.I endows 
the serial memory array not only with the attribute of 
fault toleranee but also of fallure tolerance. If a 
particular chip develops a fault chip Z can cause the spirai 
to retract to a single chip and regrow, bypassing the new 
faulty chip to create a fresh spirai. This self-repairing 
feature, which permits a graceful degradation of the system, 
is not possible with a Programmed Interconnection approach 
to W.S.I. 
It is essential that the proposed parallel/serial 
arrays should also possess this fault/failure tolerance. 
Considering first the faults which may be permitted in the 
construction of integrated circuit chips, we may observe 
the following degrees of fault. 
a) No faults at ali - i.e. an absolutely perfect chip; 
this cannot be achieved. 
b) No faults detectable as being outside the specification 
limits during routine testing of the chip. This is 
the normal approach with discrete chips. Minor 
faults may be present, e.g. nibbles in the aluminium 
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track edges, or oxide pinholes. These, whether the y 
be noticed (e.g. slightly higher leakage current than 
normal) or remain undetected (e.g. oxide pinholes) 
must be considered as potential reliability hazards 
unless the exact nature and location of ail such 
faults is known - an impossible task. 
c) The approach adopted for the serial memory device. 
Here it is accepted that serious faults are present 
in the device structure but the memory is organised 
in such a way as to appear perfect to the computer. 
Once this idea of fault avoidance (as distinct from 
fault élimination) is accepted then the device may 
also be endowed with the attributes of failure 
tolérance and graceful dégradation - as in the serial 
memory. 
d) Here no attempt is made to hide the faults from the 
computer - it is programmed to accept them. The 
flawed wafer is installed in the machine without 
any prior attempt to create a perfect memory from 
the flawed array. 
We have seen that catégories a) and b) can never 
(and should never) apply to W.S.I arrays. The proposed 
parallel/serial RAM array can be organised into either of 
catégories c) and d) above. Taking category d) first, 
this could be achieved by the following procedure. 
i) Write data into X Y location from buffer store. 
' m' n 
ii) Read data from X , Y location and check for 
' m n 
corruption of data. 
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iii) If corrupted, move to X ., Y location and repeat 
' m+1 n ^ 
procedure: if uncorrupted use X , Y location. 
m n 
This has the disadvantage of increased write time but 
does not require any information to be held concerning the 
location of faulty cells. This procedure would be acceptable 
in applications requiring the reading of data in the sequence 
in which it was stored. Its use for storage during program, 
execution would however, require a confirmatory associative 
address to be stored with each block of data and a program 
instruction to increment the address in the event of a faulty 
chip or an incorrect data block being accessed. 
Category c) is achievable in two ways. Firstly we 
may test all X, Y locations and store the good addresses in 
a look-up table; this may be either on-slice or external to 
the wafer. Only good chips are then accessed by data, the 
look-up table being updated if faults are detected. 
In .applications which require a complete X by Y array 
(without any faulty sites) it is proposed that an address 
buffer should convert all incoming (virtual) addresses 
directed towards faulty locations into real addresses 
which access standby-redundant cells placed alongside the 
main array on the wafer. This configuration is sketched 
for a 5 x 5 array in Fig. 6.7.• In this sketch the 1, 4; 
3, 3 and 5, 2 input addresses would be converted by the 
address buffer to avoid the faulty chip sites in the main 
array. They could, for example, become 1, 6; 2, 6 and 
4, 6 (bypassing, of course, any faults in the subsidiary 
array). 
- 14T -
Thi's technique of 'address buffering was proposed by 
Sander 4 5 in relation to the use of faulty memory component 
on printed circuit boards and is believed to have been 
adapted by Texas Instruments to create perfect bubble 
memories. Sander 1 s•original suggestion required operator 
intervention to repair any subséquent faults; it is now 
proposed to incorporate continuous and a ut ornatic updating 
of the address buffer under (on-chip) microprocessor or 
external control. 
Single open circuits on the address lines could be 
bypassed using a "ring-main" (toroidal) configuration -
feeding both X and Y lines from each side of the array. 
However, address line open or short-circuits would be 
unlikely in view of the coarse geometries involved; they 
could, in any case, be eliminated by the use of pretested 
polyimide film superstrates as described in Section 6.8.2. 
Protection of the address lines against overload by 
faulty chips is readily achieved by the insertion of 
séries resistors ( > 1 0 K Q is permissible in an MOS 
technology). 
Sùch resistors would require not to have a junction 
defect within a few thou. of the contact to the address 
line but this is not considered a problem in view of the 
relatively small area occupied by the diffused resistors 
and the low defect densities essential for VLSI device 
manufacture. 
The possibility of faulty chips attempting to feed 
spurious signais or stuck-at-one faults onto the address/ 
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read lines must also be ?considered. Major faults (i.e. 
short-circuit or excessively leaky chips) are no problem -
they will drop so rauch voltage across the supply protection 
resistor that they cannot generate a "1" level. Minor 
flaws could be guarded against by inserting additional 
séries transistors in the READ output circuit of the chip 
so that two (or more) widely separateci transistors must be 
simultaneously faulty before a chip may output spurious 
data. If these two (or more) transistors are both (ali) 
faulty, then there must be a major fault on the chip which, 
as we have seen, precludes the possibility of a "1" being 
generated anyway. 
It should be noted that both the serial and parallel/ 
serial RAM array memories can be organisée! in such a way as 
to prevent loss of data in the event of chip failure. For 
the serial memory it is proposed that a number of wafers 
(say 32) are used in parallel, each storing one bit of (say) 
1M words. Error detection and correction procédures could 
then be applied to reconstruct the data and locate the 
faulty wafer which could be switched off-line and replaced 
by a stand-by redundant wafer while the spirai is 
reconstituted. The parallel array may be similarly 
organìsed -either using thirty-two separate wafers or, 
since one chip failure should not interfere with the 
opération of the memory as a whole (unlike the spirai 
situation where the failure of any chip will cause corruption 
of ali the data in the spirai), using thirty-two chips on the 
same wafer to store (say) 5000 thirty-two bit words. 
One problem with the sériai array is that the extent 
of dégradation is never knqwn until it proves impossible to 
reconstruct the full spiral. This euts right across the 
principles of fault tolérant computer design. One way 
round this problem is to organise the memory as a set of 
wafers in séries, allowing ail but (say) the last five wafers 
to attain their maximum possible chain length. The last five 
wafers are initially little used, making up the total 
required spiral length with short spirals only on each wafer. 
As chips fail on the earlier wafers, longer and longer chains 
will be required on thèse later wafers in the set. It could, 
for example, be arranged for the wafers to be taken off-line 
as soon as convenient after the last wafer is called on to 
supply chips to the memory. The wafers would then be 
individually assessed and the most degraded ones discarded. 
This problem does not apply to the proposed parallel/ 
sériai arrays; ail chips can be individually tested and the 
level of dégradation determined at any time. 
6.6 RELATIONSHIP OF PARALLEL/SERIAL ARRAY TO OTHER W.S.I 
STRUCTURES. 
The two arrays of Section 6.4 have been proposed 
primarily to illustrate a coverage of the field of semi-
conductor memory using W.S.I technology. They are believed 
to be original structures but, as noted in Section 2.2, a 
full survey of the literature in this field is outside the 
scope of this work. Discussions with the industry have 
aroused considérable interest in the RAM structure ; the 
Associative memory/ROM application of the "Dyadicville" 
array is a more récent suggestion and has not yet had 
adéquate opportunity for critical assessment. «~ 
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The programmed interconnection route to W.S.I has been 
.examined and discounted in this work for applications 
requiring self-reconfiguration in the event of chip failure. 
The elimination of the 100$ yield route as impracticable 
leaves only the fault tolerant, fixed interconnection route 
on which the major known work has been discussed in Section 
2.2.4. Manning 3 4 considered "arm" algorithms (equivalent 
to the spiral of this work), "tree" algorithms (which were 
considered but not simulated in this work as they were 
thought to be too difficult to organise into either a serial 
or a parallel system) and "grid" structures - which are 
perhaps most closely related to the parallel/serial RAM 
array of Section 6.4.1. However, he has considered only the 
concept of "embedding a perfect machin.e in a flawed array" 
- as described in Section 2.2.4 and carne to the conclusions 
that "grid embedding is the most difficult repair problem 
in a checkerboard array" and "Repair efficiency is much 
smaller for grids than for arms". These conclusions are 
valid for his approach to grid structures but do not apply 
when the parallel/serial arrays of Section 6.4 are 
considered. "Repair" is both easier and more efficient than 
in spiral arrays so Manning's equation relating optimum 
repair efficiencies of grid, arm and tree algorithms, noted 
in Section 2.2.4, 
" 0 R E G ^ 0 R E A ^ 0 R E T " 
no longer applies. All good chips may now be used in the 
"grid" structures proposed so the equation becomes 
0 R E A ^ 0 R E T ^ 0 R E G 
- 145 -
6.7 POTENTI AL PROBLEM '-AREAS IN WAFER-SCALE INTEGRATION. 
Many potential problem areas spécifie to V.S.I. and 
therefore new to current technology have been discusseci at 
relevant points in this work; some, however, have not 
fitted logically into the séquence so far and are now 
considered 
6.7.1 Global Power Supply 
The general field of power/clock distribution to ali 
chips is now considered. 0 
To reduce the magnitude of the task of protecting the 
full wafer power supplies and the complexity of inter-
connections the number of external power/clock supply grids 
should be reduced as far as possible. The back face of the 
wafer may be used as an earth plane in many technologies so 
it is, in principle, possible to generate ali the clock 
signais required for the normal opération of the serial 
memory on chip from two input master clock waveforms or one 
clock and a de supply. Even the de supply may be 
-eliminated in some technologies, or derived on chip from 
the input master clock using diodes and capacitive Storage 
(at the expense of a considérable area of silicon). The 
master clear signal could either be supplied via a separate 
grid or possibly achieved by holding the clock supply at 
constant voltage for several seconds. However, this 
section is not devoted to minimising the number of grids 
for any particular technology but to ensuring the protection 
of those which may be required. 
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The use of current limiting resistors has been discusseci 
in relation to both the serial and parallel arrays in Section 
6.5ï these have the advantage of simplicity of design and 
can be arranged (for MOS technologies) to limit the chip 
dissipation to less than 1 watt, even with ali clocks short 
circuit, 
Another possible technique is based on the use of 
fusible links - any chip trying to draw too much current 
will blow a séries fuse. There are, however, several 
problems with this approach. Firstly, the technique requires 
an additional metallisation and photoengraving stage. 
Secondly, while fusible links can be reliably blown 3 B when 
g i veri the ideal current puises to do this (both total energy 
and pulse shape being criticai parameters) few fuses would be 
présentée! with such an ideal overload. When improperly blown 
the fuse material can be redeposited as débris over nearby 
metallisation, thus constituting a reliability hazard; 
alternatively, the fuse may eventually regrow if improperly 
blown. The third problem is the setting of a suitable 
threshold limit for fusing. If set too low there may be some 
tendency for electroniigration of the fuse material on good 
devices, thus imposing a reliability hazard. If set too 
high the leaky devices will continue to draw excessive current. 
A further unsatisfactory feature is that ali wafer chips not 
drawing excessive current are left powered up rather than 
just those required for the spiral. 
Using currently available technology, the best way of 
achieving protection (while simultaneously minimising the 
power requirements and thermal dissipation of the wafer) is 
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to arrange for the power supply to be switched on to each 
new chip by the developing spiral. Having added a good chip 
0 
to the chain the next chip would be momentarily powered up 
by turning on a transistor isolating this chip from the 
power supply. Chip Z would decide whether the additional 
current drawn was acceptable and, if so, proceed to test 
the new chip. If the current drain was too high the 
isolating transistor would be switched off again and another 
chip accessed instead. This technique would ensure that only 
those good chips actually forming part of the spiral would 
draw power; the unlikely eventuality of being unable to 
switch off the bad chip owing to a fault in the switching 
transistor of the previous chip could be coped with by back-
tracking one further chip. It is essential that no chip may 
switch itself on; the signal to do so must arise from the 
preceeding chip. A further advantage in powering up chips 
as they are added to the spiral is that a measurement of 
increase in supply current will enable marginal chips to be 
rapidly identified thus reducing test (and spiral 
configuration) time and ìmproving wafer reliability. This 
technique could be extended to the parallel array, chips 
being powered up sequentially during testing of the 
individuai X, Y locations. 
Future designs might benefit from a distributed power 
input over the entire wafer surface by illumination and 
conversion of the light to eleetrical energy as described 
in relation to I 3 L by Hart & S l o b a o . This would have the 
great advantage that faulty chips could only dissipate the 
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power which they themselves generated and could not cause 
a drain on that of nearby chips. Conversion efficiency of 
input radiation to electrical energy is ~ 12$ for silicon 
in the visible spectrum. To avoid excessive heating and a 
large penalty in chip area the total power consumption 
would require to be limited to ^ 1 watt. This technique 
may offer considerable promise for future designs. 
6.7.2 Double Level Metallisation 
While double-level metallisation is practicable on 
pilot lines it has generally been regarded as an 
unsuitable technique for quantity production. It is 
accepted that considerable space could be saved in the device 
layout if double-level aluminium were available, but no 
"insuperable topological problems arise from a restriction 
to one layer of metal. If more than one supply grid is 
required, most circuit technologies will tolerate a small 
additional resistance arising from diffused cross-unders in 
at least one of the grids. A second (and even a third) 
interconnection layer may well arise naturally from the 
package design - for example the substrate and polyimide 
superstrate structures to be discussed in Section 6.8.2. 
Technologies employing polysilicon (e.g. silicon gate MOS) 
can often use this as a second interconnection layer. 
6.7-3 Spiral Branching 
If a chip has a particular type of fault in its OPEN 
address logic, it may attempt to access two adjacent down­
stream chips rather than only one. This, if successful, 
will lead to a branching of the spiral and two parallel 
- 149 -
spirals will attempt to grow downstream of the faulty chip. 
This, at best, will lead to a rapid wastage of storage 
capacity on the wafer, A similar fault on the LOOK address 
logic will cause the chip to attempt to receive data from 
two directions simultaneously, resulting in corruption or 
total loss of data. The nature of the design, however, is 
such that at least two adjacent chips must have very similar 
(and improbable) faults for this defect to occur as the 
spurious LOOK or' OPEN direction on the faulty chip should 
only see a dormant OPEN or LOOK port on the adjacent chip. 
This built-in safeguard against the transmission of data 
across such rogue interfaces is believed to be adéquate; 
spiral branching is discussed further in relation to the 
proposed i/o interface chip in Section 6.8.4. 
6.7.4 Thermal Dissipation 
This could become a problem with very high speed 
memories. In addition to the working memory, ail chips on 
the array may be dissipating standby power while faulty 
chips may well be dissipating several times the normal 
power level (depending on the nature of the power supply 
protection as discussed in Section 6.7.1). 
A full wafer should be able to dissipate several 
watts without trouble using natural or forced air convection. 
To dissipate substantially higher powers it becomes 
necessary to hold the back of the wafer in intimate contact 
with a good heat sink. At still higher power levéis, phase-
change cooling 4 2 could be implemented although the device 
would then be reaching the level at which the feeding of 
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power into the wafer becomes a problem rather than the 
dissipation of the heat produced. 
It is, however, proposed that W.S.I should be limited 
to low power technologies in the first instance to ease the 
Problems of package design; MOS technology, fór example, 
can be limited to ~ one microwatt per bit , thus limiting 
the total wafer power dissipation to a few watts. 
6.7.5 Noise "and Pattern Sensitivity . 
In quoting Vaccaro 6 0 , Manning states 
"... the major dilemma facing the user of LSI today 
is simply that we can build and are building 
microcircuits today that are more complex than we 
can adequately test, functionally or parametrically". 
It is well known that the close proximity of .clock/ 
power u n e s carrying large switching transients can cause 
pick-up and conséquent spurious signais in Storage éléments. 
It is also generally accepted that RAMs may be pattern 
sensitive - that is they will appear to function quite 
correctly under all test conditions but with certain adverse 
Storage patterns they will malfunction. The combination of 
thèse two effects in a full wafer memory must be considered 
as a potentially serious problem requiring évaluation. 
It is thought most unlikely that this problem is 
amenable to calculation and it would therefore require full 
operational samples to evaluate its importance. The serial 
memory has the advantage that any corruption of data caused 
by such noise arising from the addition of a new chip 
during the setting up of the spiral will be interpreted as 
a faulty chip. This will cause the new (good) chip to be 
bypassed in order to reduce the noise problem to an 
acceptable level by creating a more open array. However, 
the possibility of pattern sensitivity - that some future 
adverse combination of data not included in the test séquence 
may cause a malfunction - stili remains. 
Lo and G u i d r y 3 2 have developed a systematic approach 
to MOS RAM testing but, in the absence of information on 
the distribution of good and bad chips on the wafer or the 
route taken by the spiral it is not possible to simulate 
likely worst case patterns with the serial memory structure. 
No solution to this potential problem is known at 
this time. However, the parallel array should be considerably 
more consistent in its performance with regard to pattern 
^sensitivity and, having direct access to every chip should 
be more amenable to analysis than would the serial array. 
Although certain testing problems and pattern 
sensitivity are expected to be greaterfor W.S.I than 
V,L.S.I it should be noted that the reduced chip complexity 
of the parallel/serial structures enables these to be more 
readily tested at the chip level than (say) 64k bit shift 
registers. The problem of testing IC's is not new to the 
industry. Even a 1OO-bit shift register (available over a 
decade ago) would require, ,at a puise répétition frequency 
of 1 GHz, a total time to test every one of its possible 
states of ~ 3 x 10 l 3years - far longer than the supposed 
"age" of the Universe (1-2 x 1 0 1 0 years on Friedman Model° S ) . 
This topic of pattern sensitivity is closely linked 
with the general problem of array testability. Seth , in 
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considering complex arrays, concluded that two conditions 
must be met to detect a fault in such arrays. Firstly it 
must be possible to apply the test set to every celi in the 
array. Secondly there must be a means for propagation of 
the effect of a fault to an observable output(usually at 
the array 'boundary) . 
The problem of implementing this second condition: is 
by no means restricted to tvo-dimensional chip arrays. 
Even a small-scale integrated circuit does not generally 
0 
permit access to the internai circuit nodes where the fault 
may be directly observable. 
Consider,- foru example an eight-bit MOS shift register. 
A photoengraving fault has perhaps increased the area of 
cgate metal or a p+ diffûsed région of (say) the third stage; 
this causes a capacitance increase at that circuit node. 
The opération of certain types of MOS shift register dépends 
on a favourable ratio of capacitances between the node 
storing the signal level and that onto which it is coupled 
later in the clock cycle. If this latter capacitance is 
too large a "1" signal at that node may well be degraded 
to a level very close to threshold voltage. The fault will 
not, however, be detected at the output as the succeeding 
stages will reconstitute the signal level before it reaches 
the output.. Normally acceptable parametric changes in the 
device during use (e.g. a small increase in threshold 
voltage) may well cause device faulure. Voltage and time 
margining of the clocks will detect border-line chips, but 
at the expense of an increase in test time. 
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To reduce the prqblems of testing and fault 
diagnosis in complex circuits, Smith et a l 5 1 have proposed 
a 
the use of a laser beam as a minute, non-contacting, 
movable probe. This technique may well, in the absence of 
the bond-pads required for conventional probe testing, 
prove useful on W.S.I arrays. 
6.8 COMMERCIAL VIABILITY. 
An 'accurate assessment of the commercial" viability of 
W.S.I devices generally, - and Catt 1 s serial memory structure 
in particular - requires a full understanding of ali 
potential application areas and the strengths and veaknesses 
of competitive dev'ices. Such a study -is not appropriate to 
this wórk; for example a detailed assessment of the possible 
"application of W.S.I to large Analogue to Digital Converters 
would require an extensive survey. This section concentrâtes 
on the major factors affecting usability of W.S.I arrays -
cost (which, in turn, requires a study of assembly technology, 
processing costs and efficiency in use of silicon area), 
packing density, power dissipation and reliability. 
In order to assess realistically the relative merits 
of conventional and W.S.I device technology it is essential 
that the latter should be prese'nted to a Wide audience from 
both the ìndustry and the académie sector so that criticisms 
and questions concerning this approach to large memories 
may be considered. The proposed devices have therefore 
been discussed with workers in the U.K integrated circuit 
and computer industries while the serial memory structure 
has been described in P4-P8.. (listed on Section 1 0) . 
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6 .8 .1 Technology Implications of Wafer-Scale Integration 
It must be emphasised that the concept of wafer-scale 
integration does not dépend on any particular technology. 
It is a technique which can - within the limits of speed and 
power imposed by slice geometry - combine forces with any 
integrateci circuit technology. The application of W.S.I 
techniques to charge-coupled device process technology has 
the capability of producing multimegabit memories on a 3" 
wafer. 
W.S.I is technology-independent in the sensé that it 
may utilise any existing i.c. technology, but it is now 
shown that benefits may well derive from adapting current 
practice to fit W.S.I. 
In contemplating W.S.I arrays the industry must be 
prepared to rethink the tradeoffs in chip size, dice yield, 
testing complexity and assembly areas. Whereas it has 
become economically justifiable to go for the ultimate in 
chip size to the point where dice yields are vanishingly 
small (because chip cost is a negligible fraction of final 
device cost), serial W.S.I arrays demand smaller chips (to 
increase dice yield to workable levels of ~ 70$). The 
question is now "How much useful store can be obtained on a 
3" wafer?" and the tradeoff is between the areas to be 
allocated to on-chip control logie/power distribution and 
chip Storage capacity. Reduced chip size gives increased 
dice yield and greater utilisation of the array, but at the 
expense of an increase in on—chip control logie overhead. 
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The parallel/serial array, similarly, has a tradeoff 
between address complexity and useful storage capacity, both 
of which decrease as chip size increases (and yield reduces). 
The reduced accessibility of data in the larger chips also 
favours the use of smaller chip sizes. 
Rather than attempt to adapt all the ideas and 
procedures currently in vogue in the industry to W.S.I 
technology it is suggested that a totally new appraisal of 
the technology is required. The application of value 
engineering principles (see, for example ft9) may well 
suggest radical changes from current techniques. Two 
specific examples are now quoted to illustrate this point. 
i) Projection - printing mask aligners were introduced 
by the industry to reduce faults arising in photo­
lithography and so increase the chip size which could 
be employed for a given (low) yield level - in line 
with the general philosophy quoted in.Section 3.1. 
The industry has had to accept the serious disadvantages 
of degraded resolution (2u, minimum linewidth and 
spacings, but typically acceptable in practice) and 
reduced field coverage (even 3" diameter field is 
difficult to achieve at this resolution) compared with 
in-contact printers. With W.S.I, higher fault densities 
can be tolerated and one can therefore consider reverting 
to contact printing procedures for photolithography and 
so take advantage of the increased gate packing density 
permitted by the higher resolution (1 p, lines can be 
printed with care). 
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ii) Slice diameters in the industry have approximately 
doubled every severi years over the last two décades. 
3" diameter is the current industry standard although 
some UK companies are changing directly from 2" to 4" 
capability.• The advantages of large slices with the 
conventional technology are relatively minor. With 
W.S.I, however, there is far more to be gained by 
pushing towards the limits of silìcon crystal technology 
- currently ~ 10" diameter. Although there are stili 
many unsolved problems for slices over 5", it is 
anticipated 2 4 that 5-6" slices will be in production 
in the early. 1 980's. 
Such large wafers would be an embarrassment to 
projection printers but, as already suggested, there 
is a strong case for reverting to contact printers 
(which require only a collimated light source instead 
of a high resolution lens) for W.S.I. 
6.8.2 W.S.I Device Assembly 
The area of device assembly has so far been essentially 
limited to a paper study owing, primarily, to the vast cost 
of setting up the required facility to construct the actual 
devices. The full advantages of W.S.I. can be realised only 
if a cheap but reliable packaging technology can be developed. 
It may well prove that the 50W package for 3" slices, ._ 
noted in Section 2.2.4, provides an acceptable solution but 
no further information is known on this package. 
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Hermetic Packaging 
Initial ideas in this work were based on the use of a 
metallised alumina plate with a square hole of approximately 
the chip size situâted near the centre. This "picture 
frame" would surround either one ' normal chip or, better, a 
special input/output chip (as diseussed in Section 6.8.4). 
Such a "picture frame" assembly for a 40 dynamic MOS 
Implementation is sketched in Fig. 6.8. 
A flip-slice approach was then considered. In its 
simplest form the slice metallisation would be connected 
directly to a premetallised substrate via solder bumps or 
other form of pillar bond. This would have several 
advantages. Firstly, connections could be made at every 
chip site so the orthogonal supply grids^ could be trans­
ferred from the' wafer to the substrate along with the 
current limiting resistors. Any short circuits between the 
grids could then be eliminated by testing the substrates 
prior to assembly. The chip size would, moreover, be 
drastically reduced as a result of removing the grids from 
the slice. A second advantage would be the relative ease 
of Converting the array to a finite unbounded form by 
providing links on the substrate between top and bottom rows 
and (with cross-overs) left and right columns of chips„ A 
third point in favour of this approach is that it provides 
for multiple inputs to the slice, either to permit multiple 
spirals to develop or to provide alternative input chips 
should the first one fail. This proposed assembly route 
is illustrated in Fig. 6.9. 
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If ail signais are brought into each chip via grids 
then typical array chips would require seven contacts for 
40 MOS; thèse are 0 , 0 , 0 , 0 , t , Master Clear and 
1 2 3 4 o 
Earth. The input/output chips would require two additional 
contacts. To reduce the cross-over problem ali X lines 
could be run on the wafer metallisation with ail Y lines on 
the sub strate but additional bonds would then require to be 
made between thèse two metal layers. 
Although this procedure would require ^ 3000 contacts 
for a 400 chip array the important point to note is that not 
ail contacts require to be operational. The assembly is also 
fault tolérant; any contacts which do not function merely 
give an additional fault pattern to be superimposed on that 
-arising from the slice fault distribution. An exception to 
this is the intermittent fault ; this could permit a spiral 
to develop through a chip containing such a fault. On the 
fault becoming apparent the wafer would reconstitute -
through the same intermittent fault if this contact were 
once again operational. The probability of an intermittent 
fault is not known but it is thought to be unlikely that 
such faults would survive rigorous environmental test 
routines. It has been noted in Section 6.7.1 that thèse 3000 
contacts may be substantially reduced - in particular a 
charge - coupled device design could possibly manage with 
a single grid supplying a suitable clock waveform. This 
reduced number of contacts would then require the solder 
bump process to be only ~ 95$ perfect. Two contacts per 
chip would reduce this to ~ 90$ probability of both contacts 
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being good; this could be superimposed on a slice yield 
of ~ 80$ to produce an assemblea W.S.I array of ~ 72$ yield. 
A major problem with a rigid assembly is the mismatch 
of thermal expansion coefficients between the various package 
components. For example, quoted values for alumina 
(5-9 x 10" 6 in range 25-200°C) and Silicon (2.5 x 1 0 - 6 ) 
would give rise to unacceptable stresses; in fact it is 
a s 
generally accepted e.g. Jowett that full compatibility 
over this temperature range requires a match of TCE to within 
k x 10^ 7 . In the proposed flip-slice arrangement the Silicon 
metallised surface would be under compression, thus producing 
a tendency to bow (the active surface of the slice beComing 
concave). Apart from any tensile stresses so induced there 
would be shearing forces on the bonds arising from the 
attempted movement (0,7 thou/inch at 200°C from stress—free 
condition) of the slice relative to the substrate. It is 
not known how such an assembly would stand up to this total 
movement of ^ 1 thou (edge to centre of a 3" sliee) over 
200°C. If it cannot be accommodâted without weakening the 
solder bumps then it is necessary to use a substrate which 
can be made to match the.Silicon TCE tolerably well. A 
glass substrate would permit two other drawbacks of the 
alumina to be overcome; firstly alumina substrates tend 
to be bowed - the camber is quoted as 5 thou/inch while 
glass substrates are very much better in this respect. 
Secondly the glass would permit thin film techniques to be 
used; this would ease the problem of packing density 
inhérent with the thick film procedure in producing several • 
resistors and cross-overs in the space of each chip. 
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An alternative procedure would be the adaptation of 
a technique investigated b y Kraynak in a technique he 
called "Wafer Chip assembly". Here the flip-chipping of 
silicon dice onto a silicon motherboard was proposed, the 
author noting that 
"...
 ;the lack of uniformity which existed on 
both surfaces generally resulted in at least one 
dot* on a chip becoming separateci from the 
corresponding substrate dot. To overcome this 
problem, electroplated gold was selected to obtain 
a uniform metal buildup on the wafer chip. The 
electroforming process which is essentially a 
1OO-pcrcent-yield"process, produced pedestals 
with better than adequate height uniformity." 
. These "wafer chip" structures required ali 110 dot 
contacts to functioh and working samples were produced. It 
is reasonable to suppose, theref ore, that.. each dot had a 
virtually 100$ chance of success. Even allowing for 
additional problems arising due to bow or camber when 
extending the technique to full wafers it is thought probable 
that this approach would meet the required limit of 2-5$ 
fallure rate per contact. 
Some of these ideas have also been considered in the 
Discretionary Wiring projects. Flip-chipping onto both 
printed circuit boards and silicon wafers was intended; the 
latter f it was claimed , would provide adve.ntages of "thermal 
match and small interconnect geometry possible with silicon/ 
photolith techniques". It is known that a printed circuit 
board was designed to accommodate both flipped chips and 
conventional packages but no further information is available. 
Eleven dot contacts per chip. 
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Non-Hermetic Packaging
 0 ' • 
To encourage the acceptance of Vafer-Scale 
Integration by the industry it is advisable that the 
technique should not require a major package development 
programme before it can be fully investigated. Further 
thought on the development of such a hermetic package is 
therefore probably a vaste of effort at this time; if W.S.I 
proves viable the industry itself will then provide adequate 
resources for such development. 
However, while a fully hermetic package would seem 
to require one of the expensive types of assembly procedure 
discussed above, non-hermetic packaging could be relatively 
easily achieved. Two suggestions are made in this respect 
although,,again, neither has been investigated empirically 
owing to the high cost of the requisite specialised 
equipment. 
For low power dissipation circuit technologies (to 
which the technology is best restricted in the first 
instance) the simplest structure would be to adapt the silicon 
wafer itself so that it could be plugged directly into a 
suitable edge connector, relying on forced air circulation 
for cooling. The conventional slice is unsuitable for this 
purpose firstly because it is round and secondly because it 
is too thin - at 5-10 thou thick silicon wafers are very 
f r a g ü e . However slices are produced to this geometry only 
because this suits the conventional process technology. 
Although silicon crystals tend to be approximately 
cylindrical as grown and are céntreless ground to bring 
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their diameter -to a certain tolérance, they coula easily 
be ground to square cross section and then sliced at an 
angle to produce large rectangular wafers. Surface 
orientation - criticai for some MOS technologies - could be 
controlied by careful sélection of crystal orientation and 
angle of eut. Although an increase of slice thickness to 
~ ko thou (to ensure adequate strength in handling) and 
the oblique cutting angle would mean fewer slices per 
crystal, less silicon would be wasted as swarf than with 
conventional slices. The cost of conventional slices 
(non-epitaxial) is less than £2 ; even if this increased to 
£10 for the proposed slices the new technology would 
stili ofer tremendous cost advantages. * Square 4 x ku 
(polysilicon) wafers are already under investigation to save 
cost and increase packing density in solar celi technology. 
The processing of square wafers would require jigs 
for furnacing, wet processing and photoengraving to be 
modified, but the only essential différence from the 
standard technology would be the addition of edge-connector-
compatible contacts. Choice of metal hère would be 
influenced primarily by reliability of contact and avoidance 
of undesirable intermetallies with the aluminium metallisation. 
Another approach which has received serious considéra-
tion is illustrâted in Fig. 6.10. Here it is proposed that 
earlier work* on the interconnection of discrete chips into 
a large array using a premetallised polyimide film could be 
adapted to a full slice technology. In fact the major 
problems of this polyimide film technology (difficulty in 
* ACTP Contract K/78b/332 with ICL. 
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accurate positioning/alignment of chips and the requirement 
for ali bonds to make good contact) would be automatically 
c 
overcome in applying it to a fault tolérant full-slice 
technology. This technique avoids the problem of mismatch 
of thermal expansion coefficients by the introduction of a 
flexible substrate and superstrate to replace the rigid 
components required for the assemblies described earlier. 
The polyimide film superstrate could be designed 
to carry the power supply/clock grids with ali X lines 
formed on one surface and ali Y lines on the other. The 
additional interconnections required for the toroidal 
configuration could also be made via this superstrate. 
Apart from simplifying the on-slice metallisation (and 
thereby increasing yield and permitting closer packing of 
chips) this procedure would eliminate the requirements for 
diffused crossovers in the power/clock grids. A further 
advantage would be the facility for testing the global (full 
wafer) metallisation independently to ensure the absence of 
interclock short-circuits before commit.ting each polyimide 
film to a wafer. 
While the s e te chnique s do no t hav e the adv ant age o f 
hermeticity it must be noted that hermetic packaging is not 
an end in itself but a means to an end - that of reliable 
device opération in an alien environment. It may well prove 
more economical when dealing with such highly complex units 
as full slice arrays to achieve the necessary degree of 
hermeticity by suitable packaging of subsystems containing 
many such (non hermetic) wafers rather than by the hermetic 
encapsulation of each V.S.I device. 
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6.8.3 Gate Protect ion of W.S.l Devices 
The high impédance of the gate dieleetric of an 
isolated MOS transistor 1 0 1 4 Q) allows charge - carried 
by circulating air, for example - to build up on the gate 
metal over a prolonged period (seconds to hours); the 
gate-substrate capacitance may thus eventually attain a 
voltage sufficient to exceed the maximum field which the 
gate dielèctric can withstand (typically 100V for 1000 A 
silicon dioxide). This problem and the more obvious cause 
of device destruction due to discharge of static electricit 
from a person's fingers are veli known to MOS device manu-
facturer s . The usuai solution is to incorporate a system 
of gate protection which may vary from a simple avalanche 
diode (to preclude the possibility of a sìow build-up of 
charge and, hopefully, to prevent spark discharge from 
destroying the device) to an extensive diode/resistor/ 
capacitor network. Using this it is possible to slow the 
voltage rise across the gate dielèctric sufficiently for 
the diode to shunt the charge to ground before a disastrous 
field'is reached across the gate dielèctric; it is thus 
possible to raise the tolérance of MOS devices to static 
electricity to the levels at which bipolar devices fail 3 0> 1 
In general the greater the capacitance at a circuit 
node the less is the chance of damage by static electricity 
Internai circuit nodes do not normally require protection 
in packaged devices although it is feasible that wafer-
scale memories may (dépendent on packaging) be more prone 
to damage owing to the possibility of air circulation over 
the chips, with conséquent build-up of static charge on the 
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slice surface. However; the présence of the power supply 
grids on the slice surface may well inhibit such charge 
accumulation and so render protection unnecessary, 
particularly if the slice is overlaid with a thick 
protective oxide. 
The input/output terminais of the first chip in the 
chain are exposed to the outside world and, in a conventional 
device, would each carry protection networks. This, is 
primarily a concession to the fact that users in general 
do not take adequate précautions in handling MOS devices -
certainly when very high input impédance MOS transistors 
are required for specialised applications thèse can be made 
and used quite satisfactorily without any gate protection 
provided that care is exercised in their handling. 
The inclusion of gate protection networks on every 
array chip would be very wasteful of space. However, the 
next section considers the advantages of a special input/ 
output interface chip, which could carry protection networks 
for the first (exposed) array chip without an expensive 
overhead in silicon area on ali other chips. 
6.8.4 The Input/Output Interface 
Two distinct approaches may be made to the assembly 
of W. S.I serial memory devices; one may either standardise 
on a particular location for the input/output or one may 
choose to vary the input/output position to guarantee 
Connecting to a good chip. The latter approach has the 
advantage that no wafer need be rejected owing to a faulty 
first chip (e.g. at 75$ dice yield ~ 25$ of wafers,would 
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be rejected) but trie former allows a standard package to be 
used and requires no wafer testing prior to assembly; this 
is the preferred approach. 
If the décision is taken in favour of a fixed i/o 
location in the array it is further proposed that a special 
i/o interface chip should be included at this preset site 
in the array of chips. This would have several advantages, 
thus offsetting the minor drawbacks of the loss of one 
memory chip and the committal of the fate of the wafer to 
one chip which has to be good. 
Firstly, the interface chip could carry substantially 
larger i/o bonding pads at larger séparation than would be 
practicable if ail chips were to be identical. Secondly it 
would permit elaborate input gate protection networks and 
output expansion buffers to be incorporated on the wafer. 
Thirdly, test components could be included at one site only, 
thus saving space on the array chips. 
This i/o chip will appear to the developing spiral as 
an additional bad chip in the array and so could well assist 
in extinguishing the spiral during its criticai early stages 
of growth. It should be noted, however, that provided the 
i/o chip is sited (say) to the North of the first spiral 
chip it will not restrict the choice of OPEN directions 
available to that chip provided that its instructions i'roin 
chip Z assume that the signal has originated from a chip 
to. the North. (The control logie prevents any spiral chip 
from attempting to select the same output (OPEN) direction 
as its input (LOOK) direction). 
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It has so far been assumed that this i/o chip is 
dedicated to a fixed adjacent first chip; in this situation 
the failure rate for wafers (owing to a bad i/o chip and/or 
a first spiral chip) will be higher than 25$ at a 75$ dice 
yield level. However, the probability of the (relatively 
simple) i/o chip being good is very high and so the number 
of wafers rejected owing to a faulty first chip can be 
drastically reduced if the i/o chip is permitted to access 
ail four adjacent chips. This requires the i/o chip to 
carry the OPEN/LOOK control logie so that the four adjacent 
chips can be sequentially accessed. Note that it is not 
permissible to abandon this logie on the i/o chip and feed 
the data to ail four directions simultaneously as each 
adjacent good chip, although prevented from implementing 
commands, will accept the data s.tream - in parallel with the 
true spiral - when its relevant i/o port is enabled, thus 
corrupting the data. 
Summarising, the advantages of a special i/o buffer 
chip at a fixed point in the array are 
i) Standardised assembly 
ii) No wafer testing prior to assembly 
iii) Larger i/o bonding pads, more widely separated 
iv) Gate protection networks on i/o lines 
v) Test components and production line aids on ail wafers 
vi) Output expansion capability on wafer 
vii) Reduced wafer rejection rate (for standardised assembly) 
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6.8.5 Area Requirements 3 of W.S.I Control Logic and 
Power/Clock Grids 
The detailed layout of the p-channel enhancement mode 
40 dynamic MOS chip showed that the on-chip control logie 
for the serial memory required an area of silicon approx-
imately équivalent to 256 shift resister stages, thus 
demonstrating that it becomes a negligible overhead on 
shift register chips of ~ 5K bit complexity. The arrays 
of section 6.4 , require considerably less on-chip control 
logie. The power/clock "grids must, however, also be 
included in any calculation of "wasted" space in W.S.I. 
arrays. Fig. 6.11 sketches the layout of a W.S.I "chip" 
and shows that the residuai area after allowing for five 
orthogonal grids on a 100 thou square chip is ^ 8,464 sq. 
thou. Estimating the serial memory control logie at 1 600 
sq, thou for a CCD process leaves an area of 6,864 sq. thou 
available for memory; or alternatively, 31.4$ of the chip 
area is wasted. This may be compared with.a conventional 
device (sketched in Fig. 6.12) as follows. 
A conventional chip must be scribed; this requires 
grid lines which are typically 4 thou Wide. A 3 thou oxide 
border is normally left between the outer edge of the 
aluminium bond pad and the grid line ; this allows some 
misplacing of the wire bonds without short-circuiting to 
the silicon in the grid line région and reduces the chance 
of microcracks (which spread in from the scribed edge of 
the chip) penetrating under the bonding pad area. The 
bond pads themselves are normally 4 thou square and are 
separated from the active device by a 3 thou wide oxide 
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border - again to allow-for misplacing of. the wire bonds. 
As bond pads are normally placed along ail four chip edges 
this reduces the active area to 76 thou square or 5,776 
sq. thou. That is, the conventional route wastes 42.4$ 
of the silicon area. Protagonists for the conventional 
technology jwould argue that not ail this border is wasted, 
active components are often sited between the bond pads. 
This is true, but thèse components tend to be test devices, 
alignment marks, chip identity codes, gate protection 
networks and output driver stages - none of which are 
required on the array chips of W.S.I. devices. 
One might therefore suggest that the control logie 
and associated global interconnections on W.S.I arrays 
fit easily into the grid line area wasted on .conventional 
chips. This is not strictly a true comparison as the chip 
size on W.S.I. arrays will generally be smaller (and hence 
the overhead per chip larger) than the discrete chips which 
the array replaces. However if this factor is taken into 
account then the greater wastage of silicon by thèse lower 
yield larger chips must also be considered. 
6.8.6 Comparison of Conventional and W.S.I Memory 
It is important to not e that W.S.I is not in 
compétition with ced or any other semiconductor technology 
in the manufacture of large memories. Within the limitations 
imposed primarily by power, W.S.I is complementary to and can 
be used in conjunction with any such technology to enhance 
its capability for large arrays. However, in stressing this 
technology independence it is accepted that W.S.I is, of 
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course, in direct competition with techniques to which W.S.I 
is inapplicable - ifor example bubble memories. The relative 
costs, advantages and applications of relevant mémory types 
are now compared. 
Proebsting 4 4 notes that MOS memory first became cost-
competitive with core store with the advent of k0^6 bit 
n-channel MOS devices. The general decline in memory cost 
per bit with increasing chip complexity is noted by N o y c e 4 0 ; 
his predictions for the costs of 1K, 4K, 1 6K and 65K RAMS 
to 1983 are reproduced in Fig. 6.13- The memory size increase 
offered by W.S.I would extend this plot downwards by two 
further curves (each a factor of h increase in complexity) 
on a 1M bit system, although it must.be expected that the 
high initial investment for W.S.I assembly technology would 
place the starting point of the 11 learning curve" abo ve that 
of the conventional 65k bit devices. 
In comparing microelectronic memories, Hodges notes 
that CCD and magnetic bubble devices are aiming at the same 
gap between MOS RAMs and moving surface magnetic memories 
- as summarised in Fig. 6.1*, extracted from this paper. 
The recent massive increáses in magnetic bubble memory 
sizes* and consequent reduction in cost per bit raust give 
a highly competitive edge to magnetic bubble technology 
which can only be balanced by a similar increase in 
complexity of CCD memory chips. 
Baker 3, however, suggests that CCD and magnetic 
bubbles are complementary rather than competing technologies. 
He notes that the main advantages magnetic bubbles offer 
* as demonstrated, for example, at Electrónica 1978 
Exhibition, November, 1978. 
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over CCD's are " ' 
1 ) Nonvolatility in the event of stopping the clocks 
or even of power failure. 
2) Potentially two to four times more bits per chip 
(no longer the case if W.S.I is applied to CCD 
technology. ) 
3) Possible reliability advantâge arising from (a) 
simpler processing and (b) fewer chips for a given 
Storage capacity. (Point (b) would become invalid 
with point (2)). 
He quotes fast random access of data blocks as the 
main advantages of ccds. Such block accessibility renders 
the device ideal as a "swapping memory", useful as an inter­
face store between the very large (but slow) multimegabit 
disc or drum and the very fast (50 ns) caché memory accessed 
by the epu, A page of memory is dumped into the serial 
parallel serial CCD memory, thus avoiding the CPU having to 
wait for data availability. 
Por manufacturers offering both technologies this Claim 
of non-competition may be valid. It should be noted,' however, 
that as manufacturers of moving magnetic media memories find 
their markets increasingly eroded by ecd and magnetic bubble 
technology they may well find it far easier to develop an 
in-house facility based on magnetic bubbles rather than 
ecd or other semiconductor technology, thus designing 
semiconductor memory out of this market sector. 
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Magnetic bubbie memories have achieved their relatively 
large size (in comparison with ecd structures) partly by 
greater sophistication in design. The inclusion of 
redundancy using a special bubble loop to store the locations 
of defective areas in the main bubble loop has enabled the 
fact that
 sfaults are présent to become transparent to the 
user. The absence of the corresponding refinement on 
conventional semiconductor memory (obtainable with W.S.l) 
has restricted their size to currently "64k bit"; even this 
size is causing problems - Intel have recently withdrawn 
their 64k bit ecd device. 
However, semiconductor memory has two major 
advantages over magnetic bubble devices. Firstly, the 
potential packing density of 10 bits per square inch of 
ecd is far greater than the 10 bits per square inch of 
magnetic bubbles. Thèse figures are quoted by Toombs 5 6 
who also suggests that 4M bit ecd memories will be 
available as discrete chips 330 thou square by 1986. 
The second major advantage of semiconductor technology 
over other Storage techniques is that data processing logie 
can be far more efficiently implemented in this technology 
than in any other. If, for example, the parallel/serial 
W.S.l array contains data processing logie on each chip 
then it is elevated from passive memory to a digitai array 
processor. Alternatively, a microprocessor chip can be 
included in the array, updating the look-up table or address 
buffer (see Section 6.4.1 ) if it deteets a fault in any 
Storage location, thus maintaining an apparently perfect 
memory for its data processing. This type of structure, 
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although dependent on the survival of the microprocessor 
and therefore no longer strictly failure tolerant, would 
seem to offer great advantages over discrete microprocessor 
chips and associated 6kK bit RAM's. Applications of this 
nature would guarantee for the semiconductor industry a 
substantial market sector, safe against attack by such 
techniques as magnetic bubbles. Unless memory sizes are 
increased very rapidly (perhaps by wafer-scale integration) 
the future looks bleak for passive semiconductor memory 
over the lower end of the speed range. Rockwell International 
has recently announced* a 2^6lz bit bubble memory and expects 
"to produce a 1M bit device during 1 9 7 9 and is developing 
k and 1 6M bit devices for production in the latter part of 
the 1980's". The company anticipates a market for bubble 
memories of 
While such devices have reduced volatility and 
different operating power level, temperature range, speed, 
radiation resistance etc. and are therefore ideally suited 
to a different market sector from semiconductor memory, 
the availability of cheap bubble memory must lead to erosión 
of the semiconductor memory market unless the latter can be 
made cost-competitive by substantial size increases. 
6 . 8 . 7 A Cost Comparison of a 1M-bit Serial Semiconductor 
Memory in W.S.I and Conventional Technology 
The major costs to the stage .of saleable product are 
now compared for the conventional and W.S.l routes to a 1M 
bit serial memory. These figures are based on information 
supplied during discussions with the-industry. 
* Electrónica 1 9 7 8 Exhibition, November 1 9 7 8 . 
£ 500M annually by 1 9 8 5 3 9 " . 
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The costs are extrapolated to a proposed 6kK bit CCD 
memory - anticipated for 1980 - and it is assumed that 15 
working Chips can be obtained on a 3" slice. Table 6.1 
corapares these costs. 
Process Stage 
Cost in £ 
Conventional 
Route 
W. S. I. 
Route 
Processed Slice S S 
Slice Test T 
1 
-
Scribe and Break Scr 
-
Assembly and Package 
(chipj 
A 
c 
-
Assembly and Package 
(slice) 
-
A 
s 
" Device Test T 
3 
-
Wafer Test 
-
T 
3 
Table 6.1 
Cost advantage of the V.S.I 1M bit memory to the stage of 
tested, assembled device (ignoring additional cost of 
devices found to be faulty after assembly) is 
T + Scr + N A - A + N T - T 
1 c s 2 3 
(where N ^ number of good packaged devices). 
This assumes that the two routes provide equal amounts 
of memory (~ 1M b i t ) . Estimated figures for the costs in 
the above equation are:-
- 175 -
Ser = £ 0 . 5 0 T = £0.1 
2 
N = 10 6/64 x 10 a = 15 *T = £ 2 
3 
A = £ 1 
c 
* assumes that one chip Z (external control electronics, 
costing ^ £100) can set up and maintain 100 wafers and 
allows £1 overhead per wafer to cover running costs. 
Cost saving of V.S.I = 0.5 + 0.5 + (15 x 1.0) 
_ 4 + .(15 x O . 1 ) - 2 
= 1 + 1 5 - 4 + 1 . 5 - 2 
= 17.5 - 6 = £ 11.5 (for 1M bit) 
- 1.15 millipence per bit. 
The percentage saving on manufacturing costs dépends 
critically on the slice cost, S, to be applied in the 
équation:-
Cost (conventional route) =.S + T + Scr + NA + NT 
7
 1 c 2 
= S + 17.5 (f) for 1M bit 
of memory 
Estimâtes of cost of processed slice vary from £10 to £50 
depending on how the overheads of running a production line 
are amortized. Taking an estimate of £20 as the "true" 
cost of a processed slice, projected cost for the 
conventional route becomes 
£ 20 + 17.5 = £37-5 or 3.75 mp/bit. 
Thus the W.S.I approach represents a cost saving of 
^ 30$ in terras of manufacturing cost of saleable product on 
the basis of thèse figures. The profits will be further 
increased when the advantages to the user are partially 
discounted in an increased selling priée for the W.S.I product. 
The c o s t a d v a n t a g e s to the u s e r a r e now e s t i m a t e c i i n 
r e l a t i o n t o a 32M b i t s y s t e m c o n s i s t i n e o f , f i r s t l y , 16 
p r i n t e d c i r c u i t b o a r d s , e a c h c o n t a i n i n g 32 i n t e g r a t e d 
c i r c u i t s (64K b i t C C D ' s ) a n d , s e c o n d l y , 32 W . S . I d e v i c e s , 
e a c h o f 1M b i t . Memory p u r c h a s e p r i c e p e r b i t i s assumed 
e q u a l f o r the two a p p r o a c h e s 
* 
i ) C o n v e n t i o n a l Approach 
P r i n t e d c i r c u i t b o a r d f o r 32 packages £ 50 
C o n t r o l b o a r d f o r 16 p . c . b s £150 
Edge c o n n e c t o r s f o r 16 p . c . b s £ 20 
T o t a l i n s t a l l a t i o n c o s t = £(50 x 16) + 150 + 20 = £970 
a 
i i ) W . S . I A p p r o a c h 
C o n t r o l b o a r d f o r 32 w a f e r s V £150 
Edge c o n n e c t o r s f o r 32 w a f e r s £ 40 
Ch ip Z ( o n e - t h i r d commit ted) £ 33 
T o t a l i n s t a l l a t i o n c o s t = £150 + ho + 33 = £223 
The i n s t a l l e d c o s t i s t h e r e f o r e r e d u c e d by a f a c t o r 
o f > 4. T h i s r i s e s to a f a c t o r > 8 f o r 2M b i t s p i r a i . 
I t s h o u l d be n o t e d t h a t t h e s e c a l c u l â t i o n s p r o v i d e a 
p e s s i m i s t i c f i g u r e f o r t h e c o s t a d v a n t a g e o f W . S . I . I n 
p a r t i c u l a r i t i s assumed t h a t o n l y the same Storage c a p a c i t y 
i s a v a i l a b l e to t h e W . S . I d e v i c e a s i s o b t a i n e d on t h e 15 
d i s c r e t e c h i p s - y e t one o f t h e g r e a t a d v a n t a g e s o f W . S . I 
i s i t s much- improved u t i l i s a t i o n o f Silicon a r e a a r i s i n g 
f rom the h i g h e r y i e l d o f t h e s m a l l e r c h i p s employed . I t i s 
f u r t h e r assumed t h a t no c h i p s o r p a c k a g e s a r e damaged 
d u r i n g t h e a s s e m b l y of t h e 1 5 i n t e g r a t e d c i r c u i t s . T a k i n g 
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thèse factors into account, one may expect the installât ion 
cost advantages of 2 M bit - plus serial W.S.I memories to 
be at least a factor of 2 0 and to be ever-increasing as 
slice diameters increase. 
In assessing relative costs of W.S.I and conventional 
memory it is important to consider also the réduction in 
post-installation costs arising from W.S.I. It has been 
noted (Table 3 . 1 ) that system failure in the field is an 
expensive item. It is therefore suggested that additional 
cost savings will arise from the large potential improvement 
in reliability offered by W.S.I (discussed in Section 3 . 2 ) . 
In addition to this increased MTBF - arising from fewer 
individuai packaged components - the graceful dégradation 
feature of such devices (noted in Section 6.5) will often 
permit renewed opération (without manual intervention) of 
"failed" components. 
A further system cost réduction will arise from the 
iimproved packing density and reduced wiring complexity 
offered by W.S.I, as discussed in Chapter 3 . 
6.9 INDUSTRIAL ACCEPTABILITE OF W.S.I. 
The major difficulty in persuading manufacturers to 
take up the serial memory structure is the likely high cost 
of developing a suitable package to- the stage of a fully 
proved, marketable product. While there may well be great . 
advantages to be gained from the proposed changes in 
computer architecture described in Section 3 . * . 2 , it must 
be accepted that such drastic changes can occur only 
slowly and the industry cannot be expected to invest large 
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sums in a crash development programme on such devices. 
M a n n i n g 3 4 notes that 
many proposed arrays remain paper-studies 
for various reasons, including impracticality 
and IC industry inertia." 
It is ironie that Manning's work should also hâve 
remained -*as far as can be ascertained — a paper study. 
"IC industry inertia" dérives primarily from the fact that 
no manufacturer can afford to make a serious error in the 
choice of its major technology. Those companies for example 
which sat back and waited to see the outeome of discretionary 
wiring did not lose money on that technology. 
However it is essential that the gênerai concept of 
full-slice technology should not also be branded as 
unworkable as a resuit of the costly venture into discretionary 
wiring; the concept of the full wafer as the packaged unit 
was then, and still is, a very worthwhile goal. 
It is a tenet of this thesis that, while the structures 
proposed in this work may also remain paper studies, wafer-
scale intégration must eventually be applied to realise the 
full capabilities of semiconductor technology in memory (and 
other)applications. 
V.S.I technology is ideally suited to itérative arrays 
of logic-in-memory„ The potential advantages of Distributed 
Array Processing are well known and many structures have been 
proposed. Such highly parallel processing Systems have been 
discussed by Lewin and are currently under investigation 
by I C L 4 7 . However, it must be accepted that requirements 
involving a simultaneous change of both product function 
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and computer architecture will be treated with great caution 
by device manufacturers who do not nave an in-house require-
ment for such devices. ïhereas IBM, for example, may decide 
autonomously to move into a new field of computer design 
and change their device structures to suit, those (many) 
IC manufacturers not involved in the design of computers 
must tread more warily. 
To overcome the industry 1 s naturai appréhension of a 
new technology it is therefore important to présent a 
structure of minimum costs and problems of implementation 
with obvious application and immediate appeal to the industry. 
It is believed that the parallel/serial RAM array described 
in Section 6.4.1 would meet thèse requirements. For 
applications where associative memory is more appropriate 
than RAM (see, for example, L e a 3 9 ) a structure of the type 
proposed in Section 6.4.2. would provide associative access 
to large blocks (say 1-5K bits) of data. 
L e w i n 3 1 notes the potential utilisation of ROM devices 
in the implementation of combinational and sequential 
circuits. The direct implementation of many - variable 
problems would perhaps be eased with the large structures 
available in W.S.I. 
Another possible introduction of W.S.I technology is 
via a product which cannot currently be made economically 
with conventional technology. Analogue to Digital (A/D) 
converters may provide such a vehicle. Timko and Holloway 5 5 
note an "increasing number of applications requiring fast 
converters with resolution and accuracy of 12 bits or more". 
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Even their 12-bit A/D cdnverter requires two chips. S a u l 4 6 
notes that "solutions to the problems of cascading chips 
hâve now been found", so it is suggested that V.S.I 
technology may well hâve application to this field of high 
speed, high accuracy converters. For example a 1 28 chip 
array of 8 ebit converters could perhaps provide 15 bit 
accuracy. 
¥hile there may well prove to be undiscovered problems 
associated with wafer-scale integration of semiconductor 
devices it is believed that the enormous potential return 
on the investment justifies the risks involved. 
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FIG. 6.1. Wasted attempts during algorithm progression. 
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FIG. 6.3. Single chip type of 3-way algorithm 
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Note : This is for a single chip type - as used in Fig 5.27 
- and hence one direction of leap. This is a serious 
limitation; in the above case a blind alley to the 
East of the main body of the spiral could not be 
exited by leap without extensive backtracking. V/ith 
two chip types (giving two leap options) the inter­
connection problem increases considerably. 
FIG. 6.4. Effect of Leap'on interconnection conplexity. 
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WSI Array of 20 X 20 
chips ( 7 X 7 shown) 
20 Y-Address Lines 
(7 shown) 
20 X-Address 
Lines (7shown) 
o o o o o 6 o 
Each chip containa a 5k-bit serial shift register and has 
a unique X,Y address which accesses that 5k-bit serial 
character string. A 7 X 7 array is shown for simplicity 
but 20 X 20 would be more probable. 
FIG. 6.5.- Parallel/serial V/SI RAM array. 
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"Dyadicville" has several interesting properties - e.g. there 
are no cross-roads'(ail intersections being T-junctions on 
the true Dyadicville plan) and the route instructions for 
finding any house from any other are iaplicit in the two 
addresses (house numbers). Thèse properties may well prove 
to be advantageous to logic-in-memory devices. However, the 
main feature of possible advantage to the passive memory 
described here is the fact that ail houses are equidistant 
from the school (located at the centre of the town) - i.e. 
signais reach•ail chip locations simultaneously.• 
FIG. 6.6. 64-chip array structure based on the mathematical 
model town of Dyadicville. 
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X -addresses for 
rows I - 20 
Y-addresses for 
columns I - 20 
20 X 20 
chip Main 
Array 
(only 5x5 
shown) 
20 X 4 
chip sub-
sidiary 
Array 
(only 5x2 
shown) 
Input addresses may be coded on 1 (serial) or 5 (parallel) 
X-lines and 1 or 5 Y-lines. Address Buffer activates 
relevant wafer X and Y line. 
m n 
FIG. 6.7. Address Buffer for Parallel/Serial RAM array. 
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solder seal Al ultrasonic 
bond wires. 
etallisation 
wafer 
solder attach 
glazed seal 
brazed seal 
copper substrate 
FIG. 6.8. "Picture-frane" assembly. 
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\ 
ivletallised 
ceramic (?) 
substrate. 
/l/'.Vafer with 4 
*" chips shown, 
Thick film 
resistor. 
Solder bump. 
Resistor 
contact to 
substrate 
metallisation. 
Crossover. 
/ 
Edge-connector 
/compatible 
/ metallisation. 
M.C. U E. i/p o/p Ck.l Ck.2 
Kovar or ceramic lid 
Solder seal 
Ceramic washer 
~5T 
"Plipped" 
slice. 
Solder bump 
Glazed seal. 
Premetallised 
3 - A 1 2 ° 3 ( ? ) 
substrate. 
Note:- Metallisation to convert array to toroidal configuration 
not shown for the purpose of clarity. 
FIG. 6.9. Proposed "flip-slice" assembly. 
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0 
Edge contacts. 
Wafer with array of chips 
Polyimide film with metallisation 
(not shown) from wafer bonds to 
edge contacts. 
Premetaliised polyimide film 
Pillar bond. 
• 2"-3" diameter wafer in recess in pcb. 
5" X 4" printed circuit board with edge connector 
compatibie contacts. 
FIG. 6.10. Proposed polyimide f i l m / pcb assembly. 
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Aluminium tracks 
Crossover 
E t 0 
Ck.l M.C. Ck.2 
Dissipation limiting resistor 
9 9 / / ? / / ? 9 9 9 9 9 9 / 9 9 / Z-/-7 
9 9 9 9 ? / 9 9 9 / / J 9 / / 9 / 9 9 ?V ? 9 9 9 
4ÊÈÈ i i i i i i i i i > i i f I i i /7-T7 
9 9 / 9 9 / 9 9 9 9 9 9 9 9 9 9 9 9 9 / 9 ^ 9 ? 
9 9 9 9 9 ? / 9 9 9 9 / / 9 9 9 9 9 , imrr 
Active Area 
~ 92 thou. square 
?\í A 
/ ? / / ? ? / / ? / / ? 9 9 9 ? 9 9 / / / 9 9 9 
? / ? ? ? / ? ? ? / ? / ? 9 / / ? T 
z / / / / / / / / / / / / / / / / / / / / / • / 
s a r r ? ? ? / / / / ? ? ? ? ? ? 9 9 9 9 9 9 ? ? ? 
'A-i KAW V'. ».! V. VK E9 » 9 / 9 9 Ì 9 ? / / ? / / 9 9 9 9 9 ) 9 9 ? 
100 thou. 
NOTE:- Diagram not to scale. 
Chip area = 10,000 sq. thou. 
Active area = 8,464 sq. thou. 
Control logie 1, 600 sq. thou. ( estimateci f or ecd ) 
Memory area 6,864 sq. thou. 
FIG. 6.11. Residuai chip area - V/SI approach. 
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+ 
100 
îhou. 
"Active Area 
^ 76 thou. square 
Key:-
1) Scribe line 
2) Edge of 4-thou grid line 
3) Metal-free oxide border(3thou) 
4) Bond-pad région (4-thou.) 
5) Metal-free border.(3-thou.) 
-y 4-
-( I) 
"(2) 
•(3) 
•(4) 
(5) 
100 thou. 
NOTE:- Diagram not to scale. 
Chip area = 10,000 sq. thou. 
Active (available) area = 5,776 sq. thou 
"ïïasted" area = 4,224 sq. thou. (42.2$). 
FIG. 6.12. Residuai chip area - conventional assembly. 
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FIG. 6.15. Decline in cost per bit of semiconductor memory. 
10* 
Memory 
System I 
Price/bit 
(U.S.cents) I0~ 2 
-4 10 
IO" 6 
^ B i p c )lar RAM 
^ M O S R/ 
CD/Mag. b ubbles 
m 
^Disk 
A Tape 
I O " 9 IO" 6 I O ' 3 I IO 3 
Access time (seconds) 
FIG. 6.14. Access time and bit price of various raeraory 
technologies. 
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CONCLUSIONS AND RECOMMENDAT10NS FOR FURTHER WORK. 
The technical feasibility of producing large serial 
memories on iterative chip arrays at reasonable yield levels 
has been demonstrated by computer simulation. The design of 
both the on-chip control logie and the external control 
electronics required for the serial memory structure of 
British Patent 1,377,859 have been proved by TTL simulation. 
This model has demonstrated that only Je gâtes of control 
logie are required on each chip and has illustrated more 
subtle features of the d'esign; for example the building of 
two parallel spirals has been achieved without any interacti 
between the two. It has been found to be of invaluable 
assistance in explaining the general concept of this 
approach to the industry. 
The chip layout has shown that the control logie does 
not require an excessive amount of chip area in its layout ; 
this non-optimised design requires an area approximately 
equal to that taken by 256 (optimised) shift register 
stages - a negligible overhead on large shift registers. 
The large potential cost advantage to Systems based 
on such structures rather than conventional semiconductor 
memory has also been demonstrated. 
A move towards linear array distributed processing -
as outlined in Section 3.4.2 - could well create a large 
market for thèse structures. Although the existing market 
requirements for such devices have not been fully surveyed, 
a substantial market sector for large serial memories is 
evidenced by the high current level of industry activity in 
the field of complex bubble memories as discussed in 
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Section 6.8.6. Semiconductor memories could supply much 
of this market if, perhaps by using the techniques described 
in this work, they became cost-competitive with bubble 
memory. 
It has been shown, however, that the potential 
applications of V.S.I arrays may well extend far beyond the 
limits of the serial memory to which most of.this work has 
been dévoted. This structure should be viewed as one of a 
whole family of fault tolérant fixed interconnection 
procédures. The device may be extended to content addressable 
memory as described in Section 3.4.2. It has been shown that 
parallel/serial members of this family extend the application 
area to RAM, ROM and associative memory. It has further been 
noted that this fault-tolerant, fixed interconnection approach 
may well lead the way to integrated A/D converters of 
unprecedented 15-bit) accuracy. 
Further work is therefore recommended, both within 
the restricted area of thèse studies to date and within the 
general field of W.S.I technology. The construction of 
prototype W.S.I arrays - perhaps based on the chip design 
described in Section 4.2 - would provide test vehicles for 
investigation of noise and pattern sensitivity problems as 
well as providing more direct évidence of the technical 
feasibility of such devices. More thought coûld profitably 
be given to the area of power supply protection against 
faûlty chips, as discussed in Section 6.7.1. The extension 
of the serial memory structure to a pseudo-core structure, 
as discussed in Section 3.4.2, is also worthy of further 
investigation. The area of device package design and 
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assembly technology is"another where major effort is 
required. In fact it is suggested that wafer-scale 
0 
integration should be accepted as a major new technology 
and a design team of carefully selected and wide-ranging 
skills should be devoted to its investigation in both memory 
and wider applications. 
Viewing the field of fault tolérant computer design 
from a semiconductor process/device design engineer's point 
of view it seems that there has been too little collaboration 
between thèse aspects and the more theoretical studies by 
logie designers in investigation of fault tolérant computing. 
For example, a considérable amount of thought has gone into 
the analysis of the effects of stuck-at-0 and stuck-at-1 
faults (e.g.(9)) whereas (as noted by (1 2).) other faults -
such as a loss of stage inversion are probably equally, if 
not more, likely in practice. Workers in thèse fields must 
collaborate more closely to ensure the best approach to a 
fault tolérant system as a whole; some problems are more 
suited to solution by fault tolérant semiconductor device 
design, others by sophisticated treatment of data -
involving error détection/correction techniques. 
We should remember, in striving for this ultimate 
goal of a totally secure computing system, the advice of 
Von N e u m a n n 6 1 1 
"There can be no question of eliminating failures 
or of completeiy paralysing the effects of failures. 
Ail we can do is to try to arrange an automaton so 
that, in the vast majority of failures it can 
continue to operate." 
Only close liaison and understanding by workers in 
each field of the capabilities of the other can create such 
an optimised design. 
- 197 -
8. REFERENCES 
1. Agajanian,A.H. "A "bibliography on charge-coupled devices" 
Solid State Technology, vol 19, no.5, pp 48-54, May 1976. 
2. Arai,E. and N.Ieda, "A 64-kbit dynamic MOS RAM" 
SSSCIRC 77 Conference digest, pp 74-75. 
3. Baker,K.° -"Solid-state serial memories - the role of 
bubbles and ccds" IEE Electronics and power, vol 24, no.9, 
pp. 647-652, September 1978. 
4. Barsuhn,H. "Functional wafer - a new step in LSI" " 
• ESSCIRC '.77 Conference digest, pp 79-80. 
5 . Bell,CG. "The effect of technology on near term computer 
structures" Computer, vol 5, no.3, pp 29-38, March 1972. 
6. Bremer,J.W. "Superchip boosts RAM size to 40-k" 
Electronics, vol 48, no.6, pp 30-31, March 20th, 1975. 
7.o Butcher,J.B. and M.Cullinan, "Nichrome fusible links for 
programmable integrated circuit memories" Internepeon 
1977 Proceedings, pp 97-100. 
8. Canning,M. et al, "Active memory calls for discretion" 
Electronics, vol 40, no.4, pp 143-154, February 20th, 1967. 
9. Carter,W.C. and C.E.McCarthy, "Implementation of an 
experimental fault-tolerant memory system" IEEE Trans. 
Comput., vol 25, no.6, pp 557-568, June 1976. 
10. Catt,I. "Improvements relating to digital integrated 
circuits" British Patent Specification no.1,377,859. 
11. Catt,I. "Property 1A" Seminar at Imperial College, 
London, December 13th, 1978. 
12. Dias,F.J.0. "Truth table verification of an iterative 
logic array" IEEE Trans Comput., vol 25, no.6, pp 605-
613, June 1976. 
13. Dingwall,A.G.F. "High yield processing for fixed-inter-
connect large-scale integrated arrays" IEEE Trans. ED. 
vol 15, no.9, pp 631-637, September 1968. 
14. Dingwall,A. and G.B.Herzog, "High yield redundant 
•' processing for large-scale integration" IEEE NEREM 
Record, pp 134-135, November 1967. 
- 198 -
15. Elmer.B.R. et al, ' "Fault tolérant 92,160 bit multiphase 
ccd memory" IEEE ISSCC Digest, pp 116-11?, February 1977. 
16. Frohman-Bentchkowsky,D. "A fully deco'ded 2048-bit 
electrically programmable FAMOS read only memory" IEEE 
Jnl. Solid State Circuits, vol 6, no.5, pp 301-306, 
October- 1971. ' -• 
17. Gledhilì,R.J. "Automated IC layout" Internai commun-
ication, May 1976. 
18. Goldberg,J. et al, "An organization for a-highly surviv-
able mrmory" 'IEEE Trans Comput.," vol 23, no.7, pp 693-
• 705, July 1974. 
19- Grundy,D.L. et al, "Collector diffusion isolation isol-
ation: the bipolar LSI" Microelectronics, vol 4, no.3, 
pp 10-30, Autumn, 1972. 
20. Hart,K. and A.Slob, "Integrated injection logie: a new 
approach to LSI" IEEE Jnl Solid State Circuits, vol 7, 
no.5, pp 346-351, October 1972. 
21. Hatt , R .J. et al, "Four-phase logie circuits using int-
egrated m-o-s transistors" Mullard Technical Commun-
ications, no.99, pp 266-276, May 1969-
22. HaalettjL. "Computer accélérâtes design and production 
of large arrays" Electronics, vol 40, no.4, pp 166-168, 
February 20th, 1967. 
23. Herndon,V/.H. et al, "A static 4096-bit bipolar random 
accès memory" IEEE Jnl. Solid State Circuits, vol 12, 
no.5, pp 524-527, October 1977. 
24. Herring,R.B. "Silicon wafer technology -.state of the 
art 1976" Solid State Technology, vol 19, no.5, pp 37-42, 
May 1976. 
25. Hodges,D.A. "Microelectronic memories" Scientific 
American, vol 237, no.3, ?p 130-14-5, September 1977. 
26.. Kraynak,P. and P.Fletcher, "Y/afer-chip assembly^ for 
large-scale integration" IEEE Trans. ED. vol 15, no.9, 
pp 660-663, September 1968. 
27. Kukreja,S.N. and I.Chen, "Combinational and sequential 
cellular structures" IEEE Trans. Comput., vol 22, no.9, 
pp 813-823, September 1973. 
- 199 -
28. Lathrop, J.'.Y. "Large^scale integration through dis-
cretionary interconnection" IEEE- NEREM- Record, -pp 214-
215, November 1966. 
29. Lea,M. "The comparative cost of associative memory" 
The Radio and Electronic Engineer, voi 46, no.10, pp 487-
496, October 1976. 
30. Lenzlinger,M. "Gate protection of MIS devices" IEEE 
Trans. ED., voi "18, no.4, pp 249-257, April 1971. 
31. Lewin,D. "Outstanding problems in logie design" The 
Radio and .Electronic Engineer, voi "44, no.l, pp 9-17, 
January 1974. 
32. Lo,T.C. and M.R.Guidry, "An integrated test coneept 
for switched-capacitor dynamie MOS RAMs" IEEE Jnl. 
Solid State Circuita, voi 12, no.6, pp 693-703, June 1977. 
33. Manning,F.B. * "An approach to highly integrated, computer-
maintained cellular arrays" IEEE Trans. Comput., voi 26, 
„ no.6, pp 536-552, June 1977. 
34. Manning,F.B. "Automatic test, configuration. and repair 
of cellular arrays" PhD dissertation, Massachusetts 
Institute of Technology, May 1975. 
35. Mo,R.S. and D.M.Gilbert, "Reliability of NiCr fusible 
link used in PROMs" Jnl.ECS, voi 120, no.7, pp 1001-1003, 
July 1973.' 
36. Moralee,L. "IBM reveals more details of new RAM" IEE 
News, January 1979. 
37. Muehldorf,E.I. "Fault clustering : modrling and Observ­
ation on experimental LSI chips" IEEE Jnl.Solid State 
Circuita, voi 10, no.4, pp 237-244, August 1975. 
38. Murphy,B.T. "Cost-size optima of monolithic integrated 
circuits" Proc. IEEE, voi 52, no.12, pp 1537-1545, 
December 1964. 
39. NorthrupjM. "Rockwell set for 1Mbit bubble memory" 
IEE Newa, p5, December 1978. 
40. Noyce,R.N. "Microelectronics" Scientific American, 
voi 237, no.3, pp 62-69, September 1977. 
- 200 -
41. Petritz,R.L. "Current status of large scale integration 
technology" IEEE Jnl.Solid State Circuits, vol 2, no.4, 
• pp 130-147, December 1967. 
42. Preston,S.B. and R.N.Shillabeer, "Direct liquid cooling 
of microelectronics" INTERNSFCON Proceedings 1970, 
pp IX 10-IX 31. 
43. Price,JvE.. "A new look at yield of integrated circuits" 
Proc. IEEE, vol 58, no.8, pp 1290-1291, August 1970. 
44. Proebsting,R. "Dynamic MOS RAMs" New Electronics, 
vol 10,' no'.18,. pp 46-56, September 20th, 1977. 
45. Sander,V/.B. "Yield enhancement techniques in semicon­
ductor memories" IEEE Jnl.Solid State Circuits, vol 7, 
no.4, pp 298-300, August 1972. 
46. Saul,P. "A novel approach to high speed A-D conversion" 
Electronics Industry, pp 25-27, February 1978. 
47. Scarrott,G. and S.Reddaway, "ICL's distributed array " 
processor: world lead in number crunching" New Elect­
ronics, vol 11, no.8, pp 26-28, April 18th, 1978. 
48. Schroeder,J.E. and R.L.Goslin, "A 1024-bit, fused-link 
CMOS PROM" IEEE ISSCC Digest, pp 190-191, February 1977. 
49. Seth, S.C. "Fault testing in combinational cellular 
arrays" PhD dissertation, Univ. Illinois, Urbana, 
May 1970. 
50. Shoup,R.G. "Programmable cellular logic arrays" PhD 
dissertation, Carnegie-Mellon Univ., Pittsburgh, PA, 
March 1970. 
5 1 . Smith,J.G. and H.E.Oldham, "Laser testing of integrated 
circuits" IEEE Jnl. Solid State Circuits, vol 12, no.3, 
. pp 247-252, June 1977. 
52. Stein,K.U. "Noise-induced error rate as limiting factor 
for energy per operation in digital IC's" IEEE Jnl. 
Solid State Circuits, vol 12, no.5, pp 527-530, October 1977. 
53. Sutherland,I.E. and C.A.Mead, "Microelectronics and 
computer science" Scientific American, vol 237, no.3, 
pp 210-228, September 1977. 
- 201 -
54. Tammaru.E. and J.B.Angelí, "Redundancy for LSI yield 
enhancement" IEEE Jnl. Solid State Circuits, vol 2, 
no.4, pp 172-132, December 1967. 
55. Timko,M. and P.Holloway, A fast 12-bit A/D converter on 
two chips1' New Electronics, vol 12, no.3, pp 30-35, 
Pebruary 6th, 1979. 
56. Toombs,D. , "An update: CCD and bubble memories" IEEE 
Spectrum, vol 15, no.4, pp 22-30, April 1978. 
57. USAP Contract AF 33(615)-3491 - Radio Corporation of 
America, 1966-1967. 
58. USAP Contract AP 33(*615 )-3546 - Texas Instruments 
Incorporated, 1966-1967. 
59. USAP Contract AP 33(6l5)-3620 - Philco-Microelectronics 
Division, 1966-1967. 
60. Vaccaro,J. "Semiconductor reliability within the Depart­
ment of Defense" Proc. IEEE vol 62, rio.2, ppl69-184, 
Pebruary 1974. 
61. Waddell,J.M. "Achieving quality and reliability in 
memories" New Electronics, vol 12, no.5, pp 30-40, 
March 6th 1979-
62. Wallmark,J.T. "Fundamental physical limitations in 
integrated circuits" SSSDERC Conference, September 1974. 
(Reprinted in abbreviated versión in Electronic Engineer­
ing, pp 52-55, Pebruary 1975.) 
63. Wegener,H.A.R. et al, "The variable threshold transistor, 
a new electronically alterable, non-destructive read only 
storage device" International Electron Devices Meeting 
Digest, October 1967. 
64. Wilcock,J.D. "Semiconductor memo.ry review" New Elect­
ronics, vol 12, no.3, PP 70-76, February 6th, 1979. 
- 202 -
9. BIBLIOGRAPHY 
Bl. Carr, W.N. and J.P.Mize, "HOS/LSI Design and 
Application" McGraw-Hill, 1972. 
B2. Encyclopaedia Brittanica. 
33. Glaser, A.B. and G.E.Subak-Sharpe, "Integrated 
Circuit Engineering" Addison-Wesley, 1977 . 
B4. Hnatek, E.R. "A Users* Handbook of Integrated 
Circuits" V/iley Int erse i enee, 1973. 
B5. Hodges, D.A. "Semiconductor Memories" IEEE Press, 
1972. 
B6. Jowett, C.P. "Materials in Electronics" Business 
Books Limited, London, 1971. 
B7. . Lewin, D. "Theory and Design of Digital Computers" 
Nelson, London, 1972. 
B8. Mavor, J. "MOST Integrated Circuit Engineering" 
IEE, 1973. 
B9. Oughton, P. "Value Analysis and Value Engineering" 
Pitman, London, 1968. 
BIO. Stern, L. "Fundamentals of Integrated Circuits" 
Hayden Book Co. Inc., 1968 
311. Von Neumann, J. "Theory of Self-Reproducing Automata" 
Univ. of Illinois Press, Urbana and London, 1966. 
B12. Wolfendale, E. "MOS Integrated Circuit Design" 
Butterworth and Co., London, 1973. 
- 203 -
PUBLICATIONS 
This section lists, in chronological order, the major 
publications by the author. Also included are reprints of 
the two papers (P5, P6) of greatest relevance to this présent 
work. 
PI, Aubusson,R.C. and J.ï/.Richer,* British Patent No.1,278,414 
(A compound transistor structure to reduce the chip 
area occupied by ECL input transistor gating.) 
P2. Aubusson,R.C. "Gâte protection of MIS devices" Pourth 
Annual Conférence on Solid State Devices, Exeter Univ-
ersity, 15-18th September, 1970.. 
P3. Aubusson,R.C. "The êesign and fabrication of a 2GHz 
power transistor" Colloquium on Microwave Devices, 
Impérial Collège, London, December 13th, 1972. 
P4. Aubusson,R.C. and I.Catt, "Wafer-scale intégration: 
a new approach" European Solid State Circuits Con-
férence, Ulm University, September 20-22nd, 1977. 
(SSSCIRC '77 Conférence Digest pp 76-78.) 
P5 . Aubusson, R. C . and I. Catt, "V/af er-scale intégration -
a fault-tolerant procédure" IEEE Jnl. Solid State 
Circuits, vol 13, no.3, pp 339-344, June 1978. 
?6. Aubusson,R.C. and R.J.Gledhill, "Y/afer-scale intégrat-
ion - some approaches to the interconnection problem" 
Microelectronics Journal, vol 9, no.1, pp 5-10, 
September 1978. 
P7. Aubusson,R.C. "The CAM Project" Invited paper at 
ACTP advisory meeting, National Physical Laboratory, 
Teddington, June 16th, 1978. 
P8. Aubusson,R.C, "V/afer-scale intégration of semiconductor 
memories" Seminar at Brunei University, Uxbridge, 
November 22nd, 1978. 
- 204 -
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-13..NO. 1, 1UNE 1978 
W a f e r - S c a l e I n t e g r a t i o n — A F a u l t - T o l e r a n t P r o c e d u r e 
RUSSELL C. AUBUSSON and IVOR CATT 
Abstract—This paper considers a new approach to full-slice technology 
in relation to existing procedures fot achieving this goal. Under external 
control a chain o f good chips is created to form a long serial memory 
from an array o f identical chips on a full slice. Bad chips are automat­
ically bypassed wi thout requiring any pre- o r post-programming o f the 
metallization and without any pr ior knowledge o f the distr ibution o f 
faulty chips on the wafer. Computersimulations o f chain formation are 
described which demonstrate the feasibility o f creating such serial 
memories at practicable dice-yield levels. 
T h e proposed logic design is summarized and its verification by T T L 
simulation is noted. T h e inherent fault and faQure tolerance o f the 
design are discussed and the potential problem areas o f short-circuit 
chips, double-level metallization, spiral branching, thermal dissipation, 
and noise/pattern sensitivity are described together with suggested solu­
tions. T h e current status o f our 4$ dynamic M O S design is noted. 
Technology independence o f the concept is stressed and the implications 
of the radical changes to the relative chip and assembly costs o f wafer-
scale integrated (WSI) structures are summarized. 
I. Introduction 
MAJOR COST reductions and improvements in reliability and packing density have always occurred each time the 
number of external circuit connections between components 
has been reduced. The advent of small-scale integrated (SSI) 
circuit technology and the development of this through me­
dium-scale integrated (MSI) and large-scale integrated (LSI ) to 
current state of the art very large-scale integrated ( V L S I ) devices 
have each made substantial contributions to these important 
areas of cost, size, and reliability. 
The further potential cost reduction and improvements in 
packing density and reliabiutyoffull-slice technology have long 
been known. To quote from [ 1 ] , R. Petritz stated in 1967: 
We at Texas Instruments feel that the full potential of 
semiconductor technology for integrated electronics will 
be realized only when the entire semiconductor slice 
constitutes the packaged product. 
This claim for the potential advantages of a full-slice tech­
nology, made at the height of the investigations into discre­
tionary wiring, remains equally true todays Developments in 
wafer-processing technology during the ensuing ten years, and 
the continuing high costs of chip assembly have only served to 
increase the attractiveness of a full-slice technology. 
Manuscript received November 2, 1977; revised January 30, 1978. 
T h i s work was supported b y the Advanced Computer Technology 
Project, Department o f Industry, U K . 
R. C. Aubusson is wi th Middlesex Polytechnic, Queensway, Enf ie ld , 
Middlesex. U K . 
I. Catt is wi th C. A . M. L t d . , St. Albans, Hertfordshire, U K . 
Discretionary wiring, however, proved not to be an econom­
ically viable way of achieving this aim. The basic idea of inter­
connecting the required number of chips on the wafer into a 
complex array using a second level, custom designed metalliza­
tion pattern suffered from several disadvantages in its im­
plementation. Firstly, each wafer required a tailor-made mask, 
the layout of which could only be specified after probe testing 
the full wafer; this added a substantial overhead to the processed 
slice cost. Secondly the requirement to test the wafer before 
completion of processing is undesirable as it must introduce 
some degree of contamination and damage to the first aluminum 
layer in addition to requiring each chip to carry a set of bond­
ing pads (for probe test purposes) which will be redundant in 
the final discretionary-wired array. The major problem, how­
ever, was the implicit assumption that the processing of the 
second level, full wafer metallization would be 100 percent 
perfect and that no chips tested as good would fail during the 
additional processing schedules. The problems of ensuring that 
all vias make adequate contact while no crossovers short to the 
underlying metal are well known to the industry. A vast amount 
of research effort was expended on discretionary wiring prior 
to 1969 when the technique appears to have been virtually 
abandoned. 
It is essential that the general concept of full-slice technology 
should not also be branded as unworkable as a result of this 
disastrous venture into discretionary wiring; the concept of the 
full wafer as the packaged unit was then, and still is, a very 
worthwhile goal. 
Three other techniques for full-slice technology are listed in 
relation to discretionary wiring in Fig. 1. We see that another 
programmed interconnection technique has recently been in­
vestigated (2 ) ; this is based on the selective blowing of fusible 
links to incorporate shift-register stages or eliminate them from 
the array. This post-programming of the final interconnection 
pattern is certainly preferable to the pre-programming proce­
dure of discretionary wiring in that it permits further levels of 
surgery on the wafer if the first attempt fails to achieve the 
desired result. It still suffers from the drawback, however, that 
each wafer must be treated individually in conjunction with 
elaborate and expensive testing procedures. ' 
We believe that to be economically viable and acceptable in a 
production environment, a full-slice technology must postpone 
the decision on which chips are to be connected into the array 
until all wafer processing is complete. It should not require a 
detailed knowledge of the actual fault distribution on any slice 
so that all wafers may be treated identically throughout the 
processing. This suggests a fixed-interconnection procedure and 
0018-92OO/78/06OO-O339$OO.75 © 1978 IEEE 
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Fig. 2. Twelve stages in the eatly formation of a spiral. 
two approaches are iisted in Fig. 1. The 100 percent yield situa­
tion must, however, be regarded (for the présent at least) as a 
trivial and unattainable spécial case, Iisted only for the sake of 
completeness. As a fîxed interconnection approach will of 
necessity include faulty chips in the full-wafer metallization 
pattern, the chosen procédure must be fault tolérant. 
II. Design Philosophy 
We now descrîbe the fault-tolerant fixed interconnection 
procédure first described in [4J, which hasbeen under investiga­
tion at Middlesex Polytechnic since early 1975. 
The essential feature of this design is the capability of linking 
together the goôd chips on a wafer without requiring any 
additional mask or even a prior knowledge of which chips on 
the wafer are good and which are faulty. To achieve this each 
chip is given the capability of addressing, under external con-
trol, its four nearest neighbors. Connections are made to the 
input and output of one chip on the wafer and to the power 
supply/clock grids supplying ail chips on the wafer. 
We will now discuss the création of a spiral in relation to Fig. 
2. Let us suppose that the chip is a 1K bit shift register. A 
known bit pattern of 1K bits is fed into the chip and the out­
put pattern is compared with the input to ensure that the 
mémo r y is functioning correctly. This chip isthen instructed 
Q í Good chip 
. X « Faul ty chip 
Fig. 3. Computer simulation of square array with spiral 
to access the adjacent chip due East and 2K bits of data are 
fed into this two-chip serial memory. If the data are returned 
uncorrupted then the second chip is also known to be good 
and is instructed to access the chip to the South. 3K bits of 
data are feci in and we will now suppose that an erroi is detected 
in the returned data, thus indicating that the third chip is 
faulty. The second chip is now instructed to close its links 
with the existing third chip and to access the chip to the East, 
which now becomes the third chip in the chain. In this way it 
is possible to build up long chains of good chips, thus produc-
ing very large serial memories. 
When we presented this structure at ESSCIRC 1977 [3] we 
were unaware of the parallel work undertaken at the Massa­
chusetts Institute of Technology, Laboratory of Computer 
Science. This is described in a paper by F. B. Manning [ 5 ] . In 
relation to this paper we, too, have considered "tree" and 
"grid" algorithms although most of our work to date has been 
directed towards the "arm" algorithm (called "spiral" in our 
terminology), and our paper relates exclusively to this type of 
array. 
To predict the length of the chain of chips which is possible 
for a given dice yield on the array, a computer program was 
developed [6] to investigate the probability of generating a 
128 chip spiral on a 20 X 20 chip array at yields in the range 
60-90 percent. A sample computer-generated plot is shown 
in Fig. 3. 
A random array of good and bad chips is generated to a target 
yield by àssigning to each site on the 20 X 20 matrix.a random 
number in the range 00-99. If our target yield is,say,73 per­
cent, then numbers 00-72 represent good chips and 73-99 
represent bad ones. A check is kept on the frequency distribu­
tion of the numbers so generated to ensure that no détectable 
order is built into the array. 
We may expect, on average, that four numbers will occur 
either less than once (i.e., not at ail) or greater than 8 times 
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when selecting 400 numbers at random from the range 00-99, 
the general form of the distribution for each number being as 
shown in Fig. 4: The frequency of occurrence of each number 
is plotted at the top of the diagram, the horizontal Unes rep-
resenting frequencies of one-half and 8^ so that we expect-, 
on average, four peaks or troughs outside thèse limits. It is 
accepted that this is not a rigorous test of randomness of the 
array so plotted but the distribution of bad chips on actual 
slices-which the array represents—is not truly random either. 
The clustering of defective chips due to large process induced 
faults (e.g., photoresist tears), and towards the edge région of 
actual slices, will assist the propagation of the spiral. If we 
discount the possibility of very large area defects (e.g., tweezer 
Scratch across slice) our random array therefore provides a 
pessimistic indication of the performance of our spiral algorithm 
on actual slices. 
Having generated the required 20 X 20 pseudorandom array 
the program then attempts to generate a spiral of good chips 
on the array, bypassing faulty ones and backtracking out of 
blind alleys as necessary until either the required 128-chip 
spiral has been generated or the spiral has failed to reach the 
128-chip target in the preset time limit. The maximum and 
final chain lengths of unsuccessful spirals are also noted. 
It will be observed that the spiral startsnear the center of the 
array; if the 11,11 point is a bad chip the program permits the 
starting point to wander on the array unti] a good chip is found. 
If this chip happens to be walledinby faulty ones, however, the 
run will terminate. The spiral progresses in a clockwise direc-
tion until it reaches the array edge when, because it is always 
attempting to turn clockwise (and hence off the array), it 
proceeds in a retrograde (anticlockwise) direction, hugging the 
afray edge. Note that the computer has no prior knowledge of 
either the fault distribution on the array or the position of the 
spiral in relation to the array boundaries. Every new chip is 
added only after testing for a faulty chip and an array boundary. 
We note that Manning's spiral [5] is launched at a corner of 
the array. This has the advantage that the spiral cannot become 
trapped between it self and the array edge; however, this is not 
generally a serious problem unless grossly nonsquare arrays are 
considered. We believe the better course is to launch the spiral 
well away from the slice edge where it will be less impeded 
during its criticai early stages of growth. 
It is désirable to reduce the required slice yield for a given 
chain length if this can be done without substantially increas-
ing the on-chip control logie complexity and hence chip size. 
The hexagonal array, shown in two forms in [ 4 ] , permits the 
new chip to access five others rather than the three others of 
the conventional square array. Both thèse structures are fully 
compatible with current step and repeat procedure (without 
interlacing) if the array is stepped as a block of two staggered 
chips. Any chip shape is acceptable in wafer-scale integration 
as the slice will not be scribed. 
We have modifïed the computer program to fit the hexagonal 
array. Fig. 5 shows such a computer generated plot. In this 
format the good chips are represented by hexagons and the 
bad ones by six-pointed stars. The spiral is launched near the 
center of the array and proceeds in an anticlockwise direction, 
once again bypassing faulty chips, backing out of blind alleys 
and turning retrograde at the array edge. On this plot we also 
indicate, as short spurs on the spiral leading from the center 
of each good chip, directions which have been accessed and 
rejected either because a chip was faulty or it had already been 
included in the spiral or it was outside the array boundary. 
Several hundred such spirals have been simulated for both 
the square and hexagonal arrays. 
Fig. 6 indicates the proportion of spirals which reach the 
128-chip target for a range of dice yields. This plot assumes 
that the input chip is good. Each data point represents a 
minimum of 20 spirals and the error bounds are for 95 percent 
confidence levels. The best smooth curve fit to the data is also 
shown. These curves show the marked réduction in the nec-
essary yield for the hexagonal array compared with the square 
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Fig. 6. Percentage of spirals reaching target of 128 chips on array of — 
400 chips (vertical) versus dice yield (percentage) for square and 
hexagonal arrays. 
array. Sortie of this advantage wiil, however, be offset by the 
increased logical complexity and hence chip size of the 6-way 
algorithm. 
Considerably more powerful algorithms for spiral génération 
have been proposed and are currently under investigation; 
however, sufficient results are not yet available to warrant their 
inclusion in this paper. 
III. Logic Design 
The logic required toachieve the récognition and implementa-
tion of external commands during the setting up of the spiral 
is fully described in [4J. The current design embodies some 
improvements on this'early scheme but thèse are in détails 
rather than basic philosophy and will not be discussed hère. 
We will, however, now summarizethe broad concepts of the 
logic design. 
AH chips in the array are connected to a master grid or grids; 
in our 40 dynamic p-channel MOS design thèse will provide 
signais from which 4>\. 03,03i 4>*> and two timing waveforms— 
designated t Q and Master Clear—may be derived. In the absence 
of a spiral, ail good chips on the wafer will be "looking" in 
the same direction at any given time; that is, their interchip 
address register will cause only one of the four input gâtes—one 
each on the North, East, South and West edges of the chip— 
to be enabled to receive data at that instant. Similarly ail good 
chips will be "open" to one direction; that is, their address 
registers will allow only one of the four output gates-one each 
on the N, E, S, and W edges of the chip-to be enabled to out-
put data at that instant, open and look directions on ail 
chips will séquence through the cycle N , E, S, W under the 
control of t 0 . 
In order to feed data into the input/output chip it is essential 
that this chip is "looking" in the direction from which the 
data stream will appear. The Master Clear puise is arranged to 
reset both open and look address registers on ail chips to 
"open N " and "look N " so that the open/look direction 
of ail freë-rùnning chips on the wafer is known at any time 
from the number of t a puises since the last Master Clear. 
Ail chips on the wafer are identical except for a special inter-
face chip which carries bond pads, protection networks (if 
necessary), and discrete process-control test structures if de-
sired. This is désirable to eliminate the requirement for bond-
ing pads on any of the actual array chips. It is sited to the 
North of the first chip in the spiral (chip A) as this is designed 
to receive its input from the North, and so the interface chip 
will not reduce the choice of three downstream directions 
(E, S, W) available to chip A. 
The principle of the design is to use part of the shift-register 
Storage élément itself to detect and decode commands by 
tapping off certain key bits near the beginning of the shift 
register. Only two commands are required in our implementa-
tion. The first, which we cali "freeze," causes the chip 
addressed to cease following the cyclic N , E, S, W directions of 
ail free-running chips and remain looking in the current direc-
tion until either power failure or a further Master Clear puise. 
This will cause it to lode onto the upstream chip. The second 
command, "step 90," causes the open address register to 
disable the current open direction (which will also have been 
frozen during the previous freeze command) and access the 
next one in N , E, S, W cycle. Both commands arerepre-
sented by an ail zéros word (to ensure that no spurious " 1 " 
bits are présent in the shift register) followed by a " 1 " then a 
" O . " freeze contains only zéros in the resi of this new word 
while step 90 contains an extra " 1 " at a key point in the 
word. The appearance of this " 1 " at a predetermined point in 
the shift register during a command word triggers the step 90 
routine. 
The command must, in general, pass down the spiral through 
other chips to reach the intended chip at the end of the spirai; 
a further requirement of the on-chip control logie is therefore 
to ensure that only the intended chip implements the step 90 
command. To achieve this, part of the command word is 
allocated to a field which contains a number equa! to the 
number of chips currently in the spirai up to the chip to be 
addressed. Each chip subtracts one from this number so that 
by the time the word reaches the addressed chip it has been 
reduced to zero. The last chip attempts to subtract one from 
zero, causing an unrequited borrow to propagate up this field. 
The control logic deteets this unrequited borrow and enables 
a gate which would otherwise inhìbit the exécution of the 
step 90 command. 
In our design the above control is achieved using 76 gates-a 
negligible overhead on, say, a 5K bit shift register. As might 
be expected, however, the routing of the signais around the 
chip requires a substantia] area of silicon that is considerably 
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larger than the random logic gates themselves. However the 
area occupied by the control logic and associated metallization 
fits easily into the space which is wasted on conventional chips 
by the scribe channel, oxide-free border, bond pads, and an­
cillary components which are not required for WSI arrays. 
rv*. Design Verification 
Both the on-chip control logic and the external control elec­
tronics required to govern the spiral formation have been 
simulated for the square array using T T L A rack was built to 
represent a matrix of 4 X 4 chip sites and ten sets of printed 
circuit boards representing good chips may by plugged into 
any ten of the 16-chip sites in a pseudorandom array. Bad 
chips have so far been represented simply be empty chip sites; 
it is intended to construct additional "bad" chips to simulate 
specific faults which may occur in the on-chip control logic. 
Eight light-emitting diodes at each chip site on the rack indicate 
to which and from which direction each chip is sending and 
receiving data; a further three LED's indicate the state of other 
key points on the logic. A purpose-built clock generator sup­
plies the required waveforms (also indicated by LED's) to both 
on-chip and off-chip control logic so the only external supply 
required is a S V de input. 
This rack has.demonstrated the building of short spirals, by­
passing faulty chips and backtracking out of blind alleys, thus 
proving the logic design for both on-chip and external-control 
electronics. 
V . Fault and Failure Tolerance 
Fault tolerance occurs at many levels in computer systems 
but we will consider only those aspects directly relevant to 
WSI arrays. Minute imperfections will always be present in 
integxated-circuit chips; these only become critical if they 
prevent the correct operation of the device or constitute a major 
reliability hazard. Discretionary wiring and fusible link tech­
niques, can, as we have seen, create an apparently perfect array 
on a flawed wafer; however, any additional major defects oc­
curring in these hardwired arrays will be catastrophic. 
The very nature of this "soft-wiring" of interconnections 
between chips on our appproach endows the device not only 
with the attribute of fault tolerance but also of failure tolerance. 
If a particular chip develops a fault the spiral retracts back to a 
single chip and regrows, bypassing the new faulty chip to create 
a fresh sprial. This self-repairing feature, called graceful degrada­
tion, is not possible with any of the other approaches to wafer-
scale integration so far considered. 
V I . Potential Problem Areas 
We have considered several aspects of the implementation of 
such WSI arrays in which we feel problems new to the tech­
nology may arise. Some of the more potentially serious problem 
areas are now briefly discussed. 
1) The Short Circuit or Leaky Chip: The grid supplying 
power to all chips on the wafer must be protected from short 
circuit or excessively leaky chips. The best way of achieving 
this would be to isolate such chips from the supply, for ex­
ample, by the use of fusible links. For our initial investigations 
we have chosen merely to limit the current which may be 
drawn by any chip in the array using a diffused series resistor 
between the power/clock lines on each chip and the full-wafer 
supply grid. This presupposes that no such resistor will have 
a serious defect within a few mils of the grid contact but we 
do not consider this to be a major limitation. 
2) Double-Level Metallization: While double-level metalliza­
tion is practicable on pilot lines it has generally been regarded 
as an unsuitable technique for quantity production. We accept 
that considerable space could be saved in the device layout if 
double-level aluminum were available, but no insuperable 
topological problems arise from a restriction to one level of 
metal. If more than one supply grid is required most circuit 
technologies will tolerate a small additional resistance arising 
from diffused crossunders in at least one of the grids. 
3) Spiral Branching: If a chip has a particular type of fault 
in its open address logic it may attempt to access two adjacent 
downstream chips rather than only one. This, if successful, will 
lead to a branching of the spiral and two parallel spirals will 
attempt to grow downstream of the faulty chip. This, at best, 
will lead to rapid wastage of storage capacity on the wafer. A 
similar fault on the look address logic will cause the chip to 
attempt to receive data from two directions simultaneously, 
resulting in corruption or total loss of data. The nature of the 
design, however, is such that at least two adjacent chips must 
have very similar faults for this defect to occur as the spurious 
look or open direction on the faulty chip will only see a 
dormant open or look port on the adjacent (good) chip. 
This built-in safeguard against the transmission of data across 
such rogue interfaces is believed to be adequate as the prob­
ability of two adjacent chips containing similar control logic 
faults must be small. 
4) Thermal Dissipation: This could become a problem with 
very high speed memories. In addition to the working memory, 
all chips on the array are dissipating standby power while the 
faulty chips may well be dissipating several times the normal 
power level. Power wastage occurs both with fusible links and 
with current limiting resistors, although it could perhaps be 
avoided by feeding the power supply around the wafer with 
the developing spiral so that only chips involved in the actual 
spiral are powered up. 
A full wafer should be able to dissipate several watts without 
trouble using natural or forced air convection. To dissipate 
substantially higher powers it becomes necessary to hold the 
back of the wafer in intimate contact with a good heat sink. 
At still higher power levels (hundreds of watts) phase-change 
cooling could be implemented although we would then be 
reaching the level at which the feeding of power into the wafer 
becomes the problem rather than the dissipation of the heat 
produced.. With MOS technology, however, it is possible to 
limit the total wafer power dissipation to the order of a few 
watts. 
5) Noise and Pattern Sensitivity: The close proximity of 
several million shift register stages switching in synchronism 
on a full wafer must be expected to create a substantial noise 
problem. The structure has a built-in tolerance in that during 
the setting up of the spiral any noise-induced corruption of 
data will be interpreted as a faulty chip. This will cause the 
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spiral to bypass good chips, if necessary, in order to reduce the 
noise problem to an acceptable level by creating a more open 
array. However, as the possibility of pattern sensitivity cannot 
readily be checked by the use of pseudorandom data sequences 
and voltage and time margining of the clock waveforms supplied 
to the wafer, some thought has been given to the design of 
special test structures to assess its importance. 
VII . CONCLUSIONS AND RECOMMENDATIONS 
To suit our in-house p-channeIMOS process line at Middlesex 
Polytechnic we have selected 4-phase dynamic MOS technology 
(with overlapping clocks). The device has initially been 
designed as a conventional chip so that it may be more readily 
evaluated. Masks have been generated for this design and some 
completed wafers are now being evaluated. Once the^circuit 
design has been proved the layout will be stripped of bonding 
pads, gate protection networks, and test structures, and will 
be restepped as a true WSI array. 
It must be emphasized that this approach does not depend 
on any particular technology; it should not, for example, be 
considered to be in competition with CCD technology. -In 
fact it is suggested that a serial shift register of greater than 1 
Mbit complexity could be manufactured on a single wafer using 
standard CCD processing facilities already available in the in-
dustry. 
In contemplating WSI arrays the industry must be prepared , 
to rethink the tradeoffs in chip si2e, dice yield, testing com-
plexity, and assembly areas. Whereas it has become econ-
omically justifiable to go for the ultimate in chip size to the 
point where dice yields are vanishingly small because chip cost 
is a negligible fraction of final device cost, WSI arrays demand 
smaller chips (to increase dice yield to workable levels of ~ 
70 percent). The question is now "How much useful store can 
I get on a 3 in wafer?" and the tradeoff is between the areas to 
be allocated to on-chip control logic and chip storage. Reduced 
chip size gives increased dice yield and greater utilization of 
the array, but at the expense of an increase in on-chip control-
logic overhead. 
As described in this paper the structure is suitable only for 
serial memories. Compared with existing techniques for long 
serial semiconductor memory fabrication, we believe our 
approach to offer many advantages. However the addition 
of a fast data line, as described in [ 4 ] , creates a medium speed 
memory which compares favorably with core in terms of 
performance while offering a considerable cost advantage. 
We believe that the structure described is the first in a family 
of fault tolerant,-fixed interconnection WSI devices. Work 
will proceed at Middlesex Polytechnic on further development 
of'algorithms and structures for such arrays but we believe 
that the device is already useful to the industry in the form 
described 
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W a f e r s c a l e i n t e g r a t i o n -
s o m e a p p r o a c h e s t o t h e 
i n t e r c o n n e c t i o n p r o b l e r n 
by R. C. Aubusson and R. J . Gledhill f 
This paper describes computer simulations of various algorithms applied to the 
Problem of interconnecting individuai good chips on an imperfect wafer. A fault-
tolerant, fixed interconnection scheine is employed and algorithms are described for 
structures ranging from a simple rectangular block of chips through a hexagonal array 
to a pattern having eight nearest neighbours. Simulations of finite but unbounded 
arrays are also considered. 
1. Introduction 
Integrateci circuit technologies normally construct an 
array of similar devices on a wafer of Silicon. The geo-
metry of the array of chips is constrained by the require-
ment of scribability to be a rectangular grid. The yield 
The high cost of assembly and testing of the individuai 
chips has caused manufacturers to increase chip com-
plexities to the point where device yields are vanishingly 
small in their attempt to reduce the cost per gate to the 
lowest possible figure. The current practicable limit on 
50 100 150 
Device (mil 1 ) 
Fig. I Yield vs device area parametrised by defect density (inches-1). 
of such devices dépends on the chosen technology and 
on the size of the individuai devices typically as illustrated 
in Fig. 1. Additional losses are imposed during scribing 
and assembly opérations. 
fMiddlesex Polytechnic, Queensway, Enfield, UK. 
chip size for bipolar technologies is probably about 6mm 
square. 
Wafer-Scale Integration ( W S I ) is an alternative tech­
nology which may be applied to certain types of inte-
grated circuit - for exampie the interconnection of shift 
MICROELECTRONICS, Voi. 9 No. 1 © 1978 Macintosh Publications Ltd., Luton. 
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register chips to create very large memories. In W S ! the 
individuai chips are interconnected on the wafer into a 
large array, thus eliminating the scribing and chip as-
sembly opérations and thereby drastically reducing 
assembly costs and improving reiiability. The techniques 
for WSI have been compared in refs. 1 and 2 and are 
summarised in Fig. 2. 
Wafer Scale Integration (WSI ) 
I • 
Programmée! 
Interconnection 
Fixed 
Interconnection 
Discretionary 
Wiring 
Fusible 
Links 
100' % 
Yield 
Fault 
Tolerant 
Fig. 2 Techniques for WSI." 
Attempts to eliminate the scribe, dice and encapsula-
tion processing steps have in the past concentrated on 
either avoiding faulty devices by discretionary wiring 3 
(requiring a customised meta! interconnection for each 
wafer) or the use of fusible links4 to isolate faulty devices. 
The fault tolérant, fixed interconnection procédures for 
futl slice intégration described in références 1 - 2 ' î - 6 retain 
the advantage of fixed métal interconnection by including 
control logic on each device to enable sélection of a signal 
path avoidingfaulty devices. 
Since such a path may be constituted at any time by 
external control logic this approach embodies both fault 
tolérance and graceful dégradation - as faults manifest 
themselves the faulty devices may be avoided by recon-
stituting a new path using only functional devices. 
The main features which characterise thèse alternative 
approaches are the spatial configuration of devices which 
may input signais to or receive output signais from a 
given device, called its neighbours, and the séquence of 
• • 
• • 
Al90M!hiT» C l dnd T 1 
selected input and output connections as an assembly of 
devices is configured, called the algorithm. 
2. Algorithms studied 
The schemes discussed in this paper are illustrated in 
Fig. 3. 
Algorithms discussed here were ail designed to assemble 
devices into a spiral avoiding faulty devices as illustrated 
in Fig. 4; the séquence of neighbours to be tested is as 
indicated in Fig. 3, the central device being accessed from 
the device'labelled zero. 
Although the performance of an algorithm may be im-
proved by permitting non-adjacent chips to be accessed 
(e.g. Knight's move in chess) to extricate the spiral from 
blind alleys, it is désirable to reduce interconnection 
crossover problems by requiring a device's neighbours to 
be physically adjacent to that device. 
In assessing the relative performance of différent algo-
rithms one may either set an arbitrary target length for 
the spiral to achieve or, alternatively, require the algo-
rithm to produce the longest possible spiral length on 
the array. It is probable that practical applications of 
such memory devices will require a fixed length for the 
spiral and, with this point in view, our earlier results2 
related to a fixed (arbitrary) spiral length of 128 chips. 
The results quoted in this paper, however, relate to arrays 
where the spirals have been permîtted to extend to their 
maximum possible length. 
A schematic of the algorithm requirement is given in 
Fig. 5. 
Criteria of practical importance in assessing algorithm 
performance include the area of device required to im-
plement the on-chip control logie, the variation of spiral 
length as a function of device yield, the yield required to 
achieve particular target lengths reliably and the time 
A l q a r i t h m i UJ »nd M Î T 8 
Fig. 3 The séquence in which neighbours of the central device are tested. Data are rcceived from the device marked O. 
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Fig. 4 The growth of a spirai avoiding faulty devices (shown solid); 
required to carry out the test and spirai generation. 
3. Results 
The first criterion - the silicon area required to implement 
the on-chip control logie - is obviously highly dependent 
on the technology chosen for device fabrication. As an 
example, a non-optimised layout of the on-chip control 
logie required to implement algorithms CI and T I in 
p-channel four-phase dynamic MOS technology occupied 
an area roughly equivalent to 256 shift register stages -
less than the area occupied by the bonding pads used on 
these test devices. (Bonding pads and scribe channels are 
not required on each chip in WSI technology.) 
The remaining criteria were evaluated by computer 
simulation of 20 x 20 arrays of devices for algorithms C1, 
T I , M2 and M2T8, for a nearly circular array of 392 
devices for algorithm H X and 421 devices for the Q2 
array. 
YES 
STOP 
NO 
Select 
Slorting 
device 
Select 
next 
neighbour 
YES 
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Fig. 6 Simulation of the CI algorithm. Fig. 7 Simulation of the HX algorithm. 
For each algorithm, six thousand simulations of slices 
with pseudorandomly distributed faulty devices were 
carried out at yields ranging from 40 per cent to 100 per 
cent. Graphical output was used to verify that each 
algorithm was being simulated correctly; this is repro-
duced in Figs. 6 and 7 for the C l and H X algorithms. 
A fairly severe restriction on the maximum attainable 
spirai length is imposed when the growing spirai en-
counters an array edge, many functional devices being 
rejected as the spiral retracts to try new neighbours. T o 
avoid this constraint the toroidal algorithms T I and 
M2T8 were proposed and simulated ; here the signal paths 
for corresponding devices on the north, south, east and 
west edges of the array were interconnected to provide 
an effectively unbounded but finite array of devices. 
The maximum spirai length attained was recorded for 
each simulation and these data are summarised in Figs. 
8 to 10. The time taken to assemble a spirai of given 
target length is given in Fig. 11 where the time is in 
multiples of the time required to test a single device. 
4. Conclusions 
These results demonstrate that long spirals of good chips 
can be assembled at practicable dice yield levels. A com-
parison of the H X and T I array results suggests that the 
élimination of the array boundary - achieved with the 
IO 70 30 40 50 6 0 70 8 0 ' , - 9 0 
Pei ceri u i )« Yie ld 
Fig. 9 Percentage usage vs yield. 
Wafer scale integration - some approaches to the interconnection problem continuedfrom page 9 
07 M ? 
IO 20 3 0 -10 50 60 70 80 30 
Ppicentdne yielrt 
Fig. 11 Speed of spiral formation. 
toroidal configuration - is équivalent to an increase of 
, two nearest neighbours, suggesting that on-chip control 
logie complexity may be reduced at the expense of in-
creased metallisation. However, even the basic four-way 
, algorithm ( C l ) is considered adequate in performance for 
chip sizes up to ~ 140 mils square with dice yields 
currently available in the industry. 
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1.4 
INTER-BOARD CONNECTIONS FOR=CHIP-Z. 
Pin Card Number 
No. 1 2 3 4 
2 3,4/2 To chip A 1,4/2 1,3/2 
3 2/5 .4/3 From chip A 2/3 
4 2,3,4/4 1,3,4/4 1,2,4/4 1,2,3/4 
5 4/5 1/3 1/5 
6 4/6 3/6 2/6 1/6 
7 2/7 " - 1/7 4/7 3/7 
8 2/8 1/8 4/8 3/8 
9 2 /9 1/9 4/9 3/9 
10 2/10 'l/lO 4/10 3/10 
11. M.C. 4/11 3 / H 
13 4/13 3/39 1/13 
14 3/14 4/14 1/14 2/14 
15 3/15 4/15 1/15 2/15 
17 4/17 3/17 2/17 1/17 
18 3/18 4/18 1/18 2/18 
19 3/19 4 /19 1 /19 2/19 
20 2,4/20 1,4/20 1,2/20 
21 4/21 3/21 2/21 1/21 
2.3 4/23 3 /23 2/23 1/23 
24 2/24 1/24 
25 2,3/25 1,3/25 1,2/25 
26 4/26 3/26 2/26 1/26 
28 2,3,4/28 1,3,4/28 1,2,4/28 1,2,3/28 
29 2,4/29 1,4/29 1,2/29 
30 4/30,t o(L) 2/30 
31 3/31 4/31 1/31 2/31 
32 2/32 1 /32 4/32 3/32 
33 . ' 2/33 1/33 4/33 3/33 
34 4/34 2/34 
35 2/35 1/35 
36 4/36 3/36 2/36 1/36 
38 3/38 2/38 
39 2/39 1/39 2/13 
40 2/40 1/40 
41 2/41 1/41 
42 4/42 2/42 
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Pins not detailed in the preceding. table are used for 
H.T. and Sarth rails (except for pin 37 which is recessed 
to accommodate the Polarisation key and is therefore not 
available for external connection). 
The device types not identified on the drawings I.1-1.4 
are as follows:-
Type SN7400. 
Board 1. * F,G,H,M,N,R. 
Board 2. B,C,J,L,R,T. 
Board 4. A,M,N,P. 
Type SN74Q4. 
Board 2. M,S." 
Board 4. . E,G. 
Type SN7408. 
Board 2. G. 
Type SN7414. 
Board 2. D,E. 
Board 3. T. 
Type SN7420. 
Board 2. F, 
Board 3. G. 
Type SN7430. 
Board" 3. K,N. 
Board 4. H. 
Type SN7486. 
Board 3. L,R. 
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APPENDIX II 
Computer Program to simulate Spiral generation in square 
arrays. 
001 DIMENSION KK(26),INEWS(128),IA(20,20),JF(101),JP(lOl), 
JX(128) 
002 DIMENSION JY(128),II(4),JJ (A) 
003 DATA II,JJ/O,1,0,-1,1,0,-1,0/ 
004 DATA JP,JF/75*1,127*0/ 
005 CALL PL0TS(2) 
006 R-2.182818 
007 YIELD=75. 
010 NCHIP,S=4 
011 LX=-501 -
012 LX=0 
013 LY=1503 
014 G0T02 
015 1 CALL SYMB0L(LX,0,.1,KK,90.,78) 
016 2 READ(2,3)KK 
017 3 F0RMAT(26A3) 
020 LX=LX+25 
021 IF(KK-3HS )1,4,1 
022 4 LX=LX-501 
023 300 CONTINUE 
024 RR=R 
025 DO 301 1*1,101 
026 JF(I)=0 
027 301 CONTINUE 
030 LY=LY+501 
031 IF(LY-2004)53,51,51 
032 51 LY=0 
033 LX=LX+501 
034 53 CONTINUE 
035 NF=0 
036 RR=R 
037 DO 102 1=1,20 
040 DO 100 J=l,20 
041 R=AM0D(R*37.,1.) , 
042 XR=R 
043 XR=R*100 
044 IR=XR 
045 IR=IR+1 
046 IA(I,J)=JP(IR) 
047 NF=NF+IA(I,J) 
JF(IR)=JF(IR)+1 050 
051 100 CONTINUE 
052 102 CONTINUE 
053 WRITE(3,103) 
054 103 FORMAT(///) 
055 DO 201 1=1,20' 
056 DO 201 J=l,20 
057 IX=I*19+LX+1 
060 IY=J*19+LY+1 
061 IF(IA(I,J))199,200,199 
062 199 CONTINUE 
063 CALL DRAV/(IX,IY,3) 
064 CALL DRA'.V(IX+17,IY-,2) 
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065 CALL DRAW(IX+17*,IY+17,2) 
CALL DRAV/(lX,IY-rl7,2) 
CALL DRAV/(IX, IY,2). 
066 
067 
070 G0T0201 
071 200 CONTINUE 
072 CALL DRA\V(IX,IY,3)\ 
073 CALL j)RAW(IX+17,IY+17,2) 
074 CALL DRAY/(IX,IY-f-17,3) ' 
075 CALL DRAVr"(IX+17,IY,2) 
076 201 CONTINUE 
077 KY=LY+460 
100 KY45=KY-45 
101 L341=LX-r341 
102 LX4u=LX+40 
103 KY35=KY+35 
104 CALL *DRAW.(LX+l,KY-,3) 
CALL DRAV/(LX40,KY,2) 
CALL 3RAW(LX40,KY35,2) 
105 
106 
107 CALL DRAW(L341,KY35,2) 
110 CALL DRAV/(L341,KY45,2) 
III CALL DRAV/(LX40,KY45,2) 
112 CALL DRAW(LX40,KY t2) 
113 DO 220 1=1 ,.100 
IX=LX+39+3*I 114 
115 IY=LY+500-10*JP(I) 
116 CALL DRAV/(IX,IY,2) 
11.7 220 CONTINUE 
120 CALL DRAY/(LX+34l,KY,2) 
CALL DHAW(LX+380,KY,2) 121 
122 WRITE( 3,103) 
123 NN=0 
124 N=l 
125 1=11 
126 J=ll 
127 JX(1)=I 
130 JY(1)=J 
131 DO 399 K=2,128 
132 JX(K)=0 
133 JY(K)=0 
134 399 CONTINUE 
135 IANGLS=0 
136 NEV/S=1 
137 MAX=0 
140 400 CONTINUE 
141 IP(I)510 f510,405 
IP(I-20)410,410,510 
IP(J)510,510,415 
142 405 
143 410 
144 415 IP(J-20)416,416,510 
145 510 CONTINUE 
146 G0T0465 
147 416 CONTINUE 
150 NN=NN+1 
151 IP(NN-400)419,506,506 
152 419 CONTINUE -
153 420 IP(IA(I,J)-1)465,425,465 
CONTINUE 154 425 
155 INE'.VS(N)=NEWS 
156 IA(I,J)=-1 
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157 IF(N-127)440,440,430 
160 430 CONTINUE 
161 W3ITE(3,435) 
162 435 ' FORMAT(22H STOP. SPIRAL COMPLETE 
163 GOT0515 
164 440 CONTINUE 
165 IF(MAX-N)431,431,432 
166 431 MAX=N 
167 432 CONTINUE 
170 CONTINUE 
171 IANGLE=0 
172 450 CONTINUE 
173 IÂNGLE=IANGLS+1 
174' 455 CONTINUE 
175 NEV/S=NEWS"+1 
176 N=N+1 
177 IP(NEWS-5)461,460,460 
200 460 NEWS=1 
201 461 CONTINUE 
202 I=I+II(NEWS) 
203 J=J+JJ(NEWS) 
204 JX(N)=I 
205 JY(N)=«J 
206 G0T0400 
207 465 CONTINUE 
210 N=N-1 
211 IF(N)485,485,466 
212 485 CONTINUE 
213 IF(NN-1)491,491,515 
214 491 CONTINUE 
215 NN=0 
216 N=l 
217 I=JX(1) 
220 J=JY(1) 
221 IF(J-20)495,492,492 
222 492 J=0 
223 IF(I-20)494,493,493 
224 493 1=0 
225 494 CONTINUE 
226 J=J+1 
227 495 J=J+1 
230 JX(1)=I 
231 JY(1)=J 
232 G0T0400 
233 466 CONTINUE 
234 I=JX(N) 
235 J=JY(N) 
236 NE1.7S=NE'.VS-2 
237 IF(NSV/S)468,468,469 ' 
240 468 CONTINUE 
241 NEV/S=NEWS+4 
242 469 CONTINUE 
243 IF(IANGLE-3)450,470,470 
244 470 CONTINUE 
245 IANGLE=2 
246 NEV/S=INEWS(N) 
247 IF(MAX-N)800,801,801 
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250 800 MAX=N * 0 
251 801 CONTINUE 
252 G0T0465 . , 
253 506 CONTINUE 
254 WRITS(3,507) 
255 507 FORMAT(5OH STOP. EXCSSSIVE TIME TAKEN IN TE3TING 
256 515 CONTINUE 
257 N=N-1 
260 "7/RITE(3,802)RR,N,NN,MAX 
261 802 P0RMAT(1X,F14.8,3(1X,I3)) 
262 X=N • 
263 CALL NUMBER(440+LX,10+LY,% 1, X, 0. , -1) 
264 X=MAX 
265 CALL NUMBER(440+LX,40+LY, .1,X,0.,-1) 
266 X=NN 
267 CALL CNUMBER(440+LX,70+LY,.1,X,0.,-1) 
270 CALL NUMBER(460+LX,120+LY,.1,RR,90,,2) 
271 EN=NF 
272 EN=0.25*EN 
273 CALL NUMBER(440+LX,440+LY,,1,EN,0.,-1) 
274 IPEN=3 
275 IF(N)796,796,797 
276 797 CONTINUE . 
277 DO 799 K=1,N 
300 I=JX(K) 
301 J=JY(K) 
302 IX=I*19+LX+10 
303 IY=J*19+LY+10 
304 CALL DRAV/(IX,IY,IPEN) 
305 IPEN=2 
306 799 CONTINUS 
307 796 CONTINUE 
310 NCHIPS=NCHIPS-1 
311 IF(NCHIPS)106,106,300 
312 106 CONTINUE 
313 CALL PLOT(0.,0. ,999) 
314 V/RITE(3,105)R 
315 105 F0RMAT(1X,F20.12) 
316 STOP 
317 END 
- II.4 -
APPENDTX III 
Computer program to simulate spirai generation in hexagonal 
arrays. 
001 DIMENSION IA(29,29) 
002 DIMENSION ID(6),JD(6),NEXT(6),IX(128),JY(128), 
KI(128) 
003 DIMENSION LAST(6) 
004 DIMENSION XXC(8).YYC(3) 
005 DIMENSION ITIT(3) 
006 COMMON XC,YC 
007 DATA IAA/3HA / 
010 DATA ITIT/3H( , 3H / ,3H ) / 
011 DATA -XXC/10.,40.,70.,100.,130.,160.,190.,220./ 
012 DATA YYC/O.,25.,50./ 
013 DATA ID,JD/1,1,0,-1,-1,0,0,1,1,0,-1,-1/ 
014 DATA NEXT/3,4,5,6,1,2/ 
015 DATA LAST/4,5,6,1,2,3/ 
016 R=.31312 
017 YIELD=0.70 
020 XC=0. 
021 YC=0. 
022 H=0.1 
023 H=0.5 •- y 
024 CALL PL0TS(2) 
025 NC=29 
026 DO 101 NX=1,4 
027 XC=XXC(NX) 
030 DO 101 NY=1,3 
031 RR=R 
032 YC=YYC(NY) 
033 CALL NEWPEN(l) 
034 NG=0 
035 NT=0 
036 DO 4 J=1,NC 
037 DO 4 1=1,NC 
040 R=AM0D(R*37.,1.) 
041 IP(R-YISLD)2,2,3 
042 2 IA(I,J)=1 
043 NG=NG+1 
044 NT=NT+1 
045 IP(ITEST(I,J))4,4,200 
046 200 CONTINUE 
047 CALL HEX(1.,I,J,H) 
050 G0T04 
051 3 IA(I,J)=0 
052 NT=NT+1 
053 IF(ITEST(I,J))4,4,300. 
054 300 CONTINUE 
055 CALL STAR(1,,I,J,H) 
056 4 CONTINUE 
057 YIELD=NG 
060 DUMMY=NT 
061 YIELD=YISLD/DUMMY 
062 CALL NEWPEN(2) 
063 1=12 ' 0 
06d I=NC/2 
065 J=I 
066 IPEN=3 
067 LAUNCH=6 
070 11=1 
071 JJ=J 
072 IC=0 
073 N=0 
074 NN=0 
075 MAX=0-
076 10 CONTINUE 
077 NN=NN+1 
100 IP(NN-999)43,41,41 
101 41 Y/RITE(3,42) • 
102 42 FORMAT(8fr TIME UP) 
103 G0T030 
104 43 CONTINUE 
105 IF(ITEST(I,J,))100,100,40 
106 . 40 CONTINUE 
107 IF(IA(l,J))100,100,20 
110 20 CONTINUE 
CHIP I,J PASSED -TEST 
IA(I,J)=-1 • III 
112 11=1 
113 JJ=J 
114 IC=0 
115 N=N+1 
116 IX(N)=1 
117 JY(N)=J 
120 KL(N)=LAUNCH 
121 CALL CART(I,J,X,Y,H) 
CALL DRAY/(X,Y,I?EN) 122 
123 IPEN=2 
124 IF(N-128)50,30,30 
CHAIN COMPLETE 
125 30 CONTINUE 
126 IF(MX-N)31, 99,-99 
127 31 MAX=N 
130 G0T099 
131 STOP 
CHAIN INCOMPLETE 
132 100 CONTINUE 
133 LAUNCH=LAST(LAUNCH) 
C CALL STAR(.5,I,J,H) 
134 CALL CART(II,JJ.X,Y,H) 
CALL DRAV/(X,Y,3) 135 
136 50 IC=IC+1 
137 IF(IC-6)60,70,70 
LAUNCH=NEXT(LAUNCH) 140 60 
141 I=II+ID(LAUNCH) 
142 J=JJ+JD(LAUNCH) 
143 CALL CART(I,J,XN,YN,H) 
XN=0.3*(XN-X)+X 144 
145 YN=0.3*(YN-Y)+Y 
146 CALL DRAW(XN,YN.3) 
CALL DRAW(X,Y,2) 147 
150 GOT010 
CUL DE SAC 
151 70 CONTINUE
 0 
152 IF(MAX-N)71,72,72 
153 71 MAX=N 
154 72 CONTINUS 
155 1AUNCH=KL(N) 
156 N=N-1 
157 IF(N)80,80,90' 
160 • 80 CONTINUS 
161 V/RITE (3,81) 
162 81 FORMAT(9H NO ROUTE) 
163 G0T099 
164 5TÖP ' 
165 90 CONTINUS 
166 CALL C R O S S d ^ J J . H ) 
167 II=IX(N) 
170 JJ=JY(N) 
171 CALL CART(II,JJ,X,Y,H) 
172 CALL DRAV/(X,Y,3)-
173 IC=7 
174 IC=6 
175 LAUNCH=LAST(LAUNCH) 
176 G0T060 
CHIP I,J PAILED TEST 
CONTINUS * 177 99 
200 YA=YC+2. 
201 XA=XC-11 
202 X=N 
20-3 CALL SYMB0L(XA,YA,0,5,ITIT,0.,9) 
204 CALL NUMBER(XA+0.5,YA,0.5,X,0.,-1) 
205 X=MAX 
206 CALL NUMBER(XA+2.5,YA,0.5,X,0.,-1) 
207 X=NN 
210 CALL NUMBER(XA+4.5,YA,0.5,X,0.,-1) 
211 CALL NUMBSR(XA,YA+O.7,0.5,YIELD,0.,4) 
212 CALL NUMBSR(XA,YA+1.4,0.5,RR,0.,4) 
213 CALL SYMBOL(XA,YA+2.1,0.5,IAA,0.,3) 
214 WHITE( 3,103)RR, YIELD 
215 103 F0RMAT(7H START=,F10.6,9H : YIELD=, F10.6 , 2H 
216 V/RITE( 3,102) N, MAX, NN 
217 V/RITE(3,103)R 
220 IF (NY.EQ.3) CALL PLOT (30.0,-60.0,-3) 
IF (NY.NE.3) CALL PLOT (0.0,30.0,-3) 221 
222 101 CONTINUE 
223 102 FORMAT(8H LENGTH(,13,1H/,13,4H)IN ,13) 
224 XA =XXC(NX+1)-11 
225 CALL NUMBER(XA,0.,0.5,R,0.,4) 
226 CALL PLOT(0.,0.,999) 
227 STOP 
230 END 
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